OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [rom_ibr.h] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*-------------------------------------*/
2
/* rom_ibr.h                           */
3
/* Last change :  23. 1.95             */
4
/*-------------------------------------*/
5
/*
6
 *  $Id: rom_ibr.h,v 1.2 2001-09-27 11:59:59 chris Exp $
7
 */
8
 
9
#ifndef _ROM_IBR_H_
10
#define _ROM_IBR_H_
11
 
12
#include "flttbl.h"
13
#include "cntrltbl.h"
14
#include "intrtbl.h"
15
#include "systbl.h"
16
 
17
  /* Initial Boot Record.
18
   */
19
struct IBR {
20
  unsigned int busConfig[4];            /* Initial Bus Configuration */
21
  void (* start)(void);                 /* Start Point */
22
  struct PRCB * prcb;                   /* PRCB */
23
  unsigned int chckSum[6];              /* CheckSum */
24
};
25
  /* Check sum values (defined in *.ld).
26
   */
27
extern unsigned int rom_ibr_cksum[];
28
 
29
#endif
30
/*-------------*/
31
/* End of file */
32
/*-------------*/
33
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.