OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [rommon.h] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*-------------------------------------*/
2
/* rommon.h                            */
3
/* Last change : 23. 1.95              */
4
/*-------------------------------------*/
5
/*
6
 *  $Id: rommon.h,v 1.2 2001-09-27 11:59:59 chris Exp $
7
 */
8
 
9
#ifndef _ROMMON_H_
10
#define _ROMMON_H_
11
 
12
  /* ROM monitor start point.
13
   * Gets control on power on.
14
   */
15
extern void romStart(void);
16
extern void start(void);
17
  /* ROM monitor start point.
18
   * Gets control on a fault.
19
   */
20
extern void romFaultStart(void);
21
  /* ROM monitor start point.
22
   * Gets control on a test command.
23
   */
24
extern void romTestStart(void);
25
 
26
#endif
27
/*-------------*/
28
/* End of file */
29
/*-------------*/
30
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.