OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [m68k/] [dmv152/] [startup/] [vmeintr.c] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  vmeintr.c
2
 *
3
 *  VMEbus support routines for the DMV152.
4
 *
5
 *  COPYRIGHT (c) 1989-1999.
6
 *  On-Line Applications Research Corporation (OAR).
7
 *
8
 *  The license and distribution terms for this file may be
9
 *  found in the file LICENSE in this distribution or at
10
 *  http://www.OARcorp.com/rtems/license.html.
11
 *
12
 *  $Id: vmeintr.c,v 1.2 2001-09-27 12:00:01 chris Exp $
13
 */
14
 
15
#include <rtems.h>
16
#include <bsp.h>
17
#include <vmeintr.h>
18
 
19
/*PAGE
20
 *
21
 *  VME_interrupt_Disable
22
 *
23
 */
24
 
25
void VME_interrupt_Disable (
26
  VME_interrupt_Mask                mask                        /* IN  */
27
)
28
{
29
  volatile rtems_unsigned8  *VME_interrupt_enable;
30
  rtems_unsigned8  value;
31
 
32
  VME_interrupt_enable = ACC_VIE;
33
  value = *VME_interrupt_enable;
34
 
35
  value &= ~mask;  /* turn off interrupts for all levels in mask */
36
 
37
  *VME_interrupt_enable = value;
38
}
39
 
40
/*PAGE
41
 *
42
 *  VME_interrupt_Enable
43
 *
44
 */
45
 
46
void VME_interrupt_Enable (
47
  VME_interrupt_Mask                mask                        /* IN  */
48
)
49
{
50
  volatile rtems_unsigned8  *VME_interrupt_enable;
51
  rtems_unsigned8  value;
52
 
53
  VME_interrupt_enable = ACC_VIE;
54
  value = *VME_interrupt_enable;
55
 
56
  value |= mask;  /* turn on interrupts for all levels in mask */
57
 
58
  *VME_interrupt_enable = value;
59
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.