OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [m68k/] [gen68302/] [timer/] [timerisr.S] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*
2
 * Handle 68302 TIMER2 interrupts.
3
 *
4
 * All code in this routine is pure overhead which can perturb the
5
 * accuracy of RTEMS' timing test suite.
6
 *
7
 * See also:    Read_timer()
8
 *
9
 * To reduce overhead this is best to be the "rawest" hardware interupt
10
 * handler you can write.  This should be the only interrupt which can
11
 * occur during the measured time period.
12
 *
13
 * An external counter, Timer_interrupts, is incremented.
14
 *
15
 *  $Id: timerisr.S,v 1.2 2001-09-27 12:00:06 chris Exp $
16
 */
17
 
18
#include "asm.h"
19
 
20
BEGIN_CODE
21
        PUBLIC(timerisr)
22
SYM(timerisr):
23
        move.w  #0x0040,SYM(m302)+2072  | clear interrupt in-service bit
24
        move.b  #3,SYM(m302)+2137       | clear timer interrupt event register
25
        addq.l  #1,SYM(Timer_interrupts) | increment timer value
26
        rte
27
END_CODE
28
END

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.