OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [m68k/] [gen68340/] [README] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
#
2
#  $Id: README,v 1.2 2001-09-27 12:00:07 chris Exp $
3
#
4
 
5
#
6
# This package requires a version of GCC that supports the `-mcpu32' option.
7
#
8
 
9
#
10
# Please send any comments, improvements, or bug reports to:
11
#       Geoffroy Montel
12
#       g_montel@yahoo.com
13
#
14
 
15
#
16
# This board support package works both MC68340 and MC68349 systems.
17
#
18
# Special console features:
19
# - support of polled and interrupts mode (both MC68340 and MC68349)
20
# - support of FIFO FULL mode (only for MC68340, the MC68349 doesn't have any timer, so
21
#   you may write your own timer driver if you have an external one)
22
#
23
# The type of the board is automatically recognised in the initialization sequence.
24
#
25
# WARNING: there's still no network driver!
26
#   I hope it will come in the next RTEMS version!
27
#
28
 
29
BSP NAME:           gen68340
30
BOARD:              Generic 68360 as described in Motorola MC68340 User's Manual
31
BOARD:              Home made MC68340 board
32
BOARD:              Home made MC68349 board
33
BUS:                none
34
CPU FAMILY:         Motorola CPU32
35
COPROCESSORS:       none
36
MODE:               not applicable
37
 
38
DEBUG MONITOR:      none (Hardware provides BDM)
39
DEBUG SETUP:        EST Vision Ice
40
 
41
PERIPHERALS
42
===========
43
TIMERS:             two timers
44
  RESOLUTION:       one microsecond
45
SERIAL PORTS:       2 channel on the UART
46
REAL-TIME CLOCK:    yes
47
DMA:                yes
48
VIDEO:              none
49
SCSI:               none
50
NETWORKING:         Ethernet on SCC1.
51
 
52
DRIVER INFORMATION
53
==================
54
CLOCK DRIVER:
55
IOSUPP DRIVER:
56
SHMSUPP:            none
57
TIMER DRIVER:       Timer 1 for timing test suites
58
                    Timer 2 for console's FIFO FULL mode
59
STDIO
60
=====
61
PORT:               1
62
ELECTRICAL:
63
BAUD:               9600
64
BITS PER CHARACTER: 8
65
PARITY:             None
66
STOP BITS:          1
67
 
68
NOTES
69
=====
70
 
71
Board description
72
-----------------
73
clock rate:     25 MHz
74
bus width:      16-bit PROM, 32-bit DRAM
75
ROM:            To 1 MByte, 60 nsec (0 wait states), chip select 0
76
RAM:            1 to 16 MByte DRAM SIMM, 60 nsec (0 wait states), parity or nonparity
77
 
78
Host System
79
-----------
80
Cygwin 32
81
 
82
Verification (Standalone 68360)
83
-------------------------------
84
Single processor tests:  Passed
85
Multi-processort tests:  not applicable
86
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.