OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [m68k/] [mvme136/] [timer/] [timerisr.S] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  timer_isr()
2
 *
3
 *  This routine provides the ISR for the Z8036 timer on the MVME136
4
 *  board.   The timer is set up to generate an interrupt at maximum
5
 *  intervals.
6
 *
7
 *  Input parameters:  NONE
8
 *
9
 *  Output parameters:  NONE
10
 *
11
 *  COPYRIGHT (c) 1989-1999.
12
 *  On-Line Applications Research Corporation (OAR).
13
 *
14
 *  The license and distribution terms for this file may be
15
 *  found in the file LICENSE in this distribution or at
16
 *  http://www.OARcorp.com/rtems/license.html.
17
 *
18
 *  $Id: timerisr.S,v 1.2 2001-09-27 12:00:14 chris Exp $
19
 */
20
 
21
#include "asm.h"
22
 
23
BEGIN_CODE
24
 
25
.set CT1_CMD_STATUS,  0xfffb000a         | port A
26
.set RELOAD,          0x24               | clr IP & IUS,allow countdown
27
 
28
        PUBLIC (timerisr)
29
SYM (timerisr):
30
        movl    a0,a7@-                  | save a0
31
        movl    #CT1_CMD_STATUS,a0       | a0 = addr of cmd status reg
32
        movb    #RELOAD,a0@              | reload countdown
33
        addql   #1, SYM (Ttimer_val)     | increment timer value
34
        movl    a7@+,a0                  | save a0
35
        rte
36
 
37
END_CODE
38
END

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.