OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [m68k/] [mvme147s/] [README] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
#
2
#  $Id: README,v 1.2 2001-09-27 12:00:16 chris Exp $
3
#
4
 
5
Notes about the MVME147S bsp
6
 
7
MVME147 port for TNI - Telecom Bretagne
8
by Dominique LE CAMPION (Dominique.LECAMPION@enst-bretagne.fr)
9
May 1996
10
 
11
 
12
This bsp is essentially based on the mvme136 bsp,
13
and is only an extention of the MVME147 bsp. There
14
are slight differences in the VMEchips used in the MVME147S and
15
the MVME147 that should prevent the shmsupport and the startup
16
code from running on a MVME147.
17
 
18
Summary of the modifications that were made:
19
 
20
 * include
21
 
22
   - bsp.h
23
      Peripheral Channel Controller memory mapping
24
      Z8530 memory mapping
25
      VMEchip memory mapping
26
 
27
 * startup
28
 
29
   - bspstart.c
30
      main () setup for VME roundrobin mode
31
              setup for the PCC interrupt vector base
32
              setup of the VME shared memory
33
   - bspclean.c
34
      bsp_cleanup () disable timer 1 & 2 interruptions
35
   - linkcmds set the RAM start (0x7000) and size (4Meg - 0x7000)
36
   - setvec.c unchanged
37
   - sbrk.c unchanged
38
 
39
 * console
40
 
41
   - console.c taken from the dmv152 bsp (Zilog Z8530)
42
               with no modification
43
 
44
 * clock
45
 
46
   - ckinit.c entirely rewritten for the PCC tick timer 2
47
 
48
 * timer
49
 
50
   - timerisr.s and timer.c
51
     entirely rewritten for the PCC tick timer 1
52
     now gives results un 6.25 us units (mininum timer delay,
53
     suprising big grain)
54
 
55
 * times
56
 
57
   - updated results for the mvme147 (beware of the 6.25 us grain)
58
 
59
 * shmsupp :
60
   Specific to the S version of the MVME147
61
   Only tested with 2 boards, in interrupt mode.
62
   Uses the top 128k of the VME system controller board RAM
63
   as the shared space.
64
 
65
   - mpisr.c : uses the SIGLP interruption
66
 
67
   - Makefile : unchanged
68
 
69
   - getcfg.c : rewritten
70
 
71
   - lock.c unchanged
72
 
73
   - addrconv.c unchanged
74
 
75
 * Makefiles
76
 
77
   - unchanged
78
 
79
 
80
To be done:
81
 
82
 * update the overheads in coverhead.h
83
 
84
 * add support for serial ports 2,3 and 4.
85
 
86
Other notes:
87
 
88
 * All the timing tests and sp tests have been run except tmoverhd.
89
   The test hangs during the pause (where the task should be suspended
90
   until a return). Maybe the rtems_initialize_executive is no more
91
   reentrant with this bsp.
92
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.