OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [m68k/] [ods68302/] [include/] [debugport.h] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*****************************************************************************/
2
/*
3
  $Id: debugport.h,v 1.2 2001-09-27 12:00:21 chris Exp $
4
 
5
  Debug Port Support
6
 
7
*/
8
/*****************************************************************************/
9
 
10
#if !defined(_DEBUGPORT_H_)
11
 #define _DEBUGPORT_H_
12
 
13
#if __cplusplus
14
extern "C"
15
{
16
#endif
17
 
18
  /* normall automatic, only need when re-initialising */
19
  void debug_port_initialise(void);
20
 
21
  unsigned char debug_port_status(const unsigned char status);
22
  unsigned char debug_port_in(void);
23
  void debug_port_out(const unsigned char character);
24
 
25
  void debug_port_write(const char *buffer);
26
  void debug_port_write_buffer(const char *buffer, unsigned int size);
27
 
28
  void debug_port_write_hex_uint(const unsigned int value);
29
  void debug_port_write_hex_ulong(const unsigned long value);
30
 
31
   /*
32
    * special banner message for CPU specific boot code,
33
    * initialises the debug port
34
    */
35
  void debug_port_banner(void);
36
  void debug_port_printf(const char *format, ...);
37
 
38
#if __cplusplus
39
}
40
#endif
41
 
42
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.