OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [no_cpu/] [no_bsp/] [timer/] [timerisr.c] - Blame information for rev 214

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  timerisr.s
2
 *
3
 *  If required this ISR is used to bump a count of interval "overflow"
4
 *  interrupts which have occurred since the timer was started.  The
5
 *  number of overflows is taken into account in the Read_timer()
6
 *  routine if necessary.
7
 *
8
 *  To reduce overhead this is best to be the "rawest" hardware interupt
9
 *  handler you can write.  This should be the only interrupt which can
10
 *  occur during the measured time period.
11
 *
12
 *  NOTE:  This file is USUALLY in assembly and is LEAN AND MEAN.
13
 *         Any code in this isr is pure overhead which can perturb
14
 *         the accuracy of the Timing Test Suite.
15
 *
16
 *  COPYRIGHT (c) 1989-1999.
17
 *  On-Line Applications Research Corporation (OAR).
18
 *
19
 *  The license and distribution terms for this file may be
20
 *  found in the file LICENSE in this distribution or at
21
 *  http://www.OARcorp.com/rtems/license.html.
22
 *
23
 *  $Id: timerisr.c,v 1.2 2001-09-27 12:00:27 chris Exp $
24
 */
25
 
26
#include <rtems.h>
27
 
28
extern rtems_unsigned32 _Timer_interrupts;
29
 
30
void timerisr( void )
31
{
32
  /*
33
   *  _Timer_interrupts += TIMER_BETWEEN_OVERFLOWS  (usually in microseconds)
34
   *  return from interrupt
35
   */
36
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.