OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [or1k/] [bender/] [console/] [console.h] - Blame information for rev 778

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/* console.h -- console header file for the Bender board using the
2
 *              Or1k architecture.
3
 *
4
 *  Copyright (C) 2001 Chris Ziomkowski, chris@asics.ws
5
 *
6
 *  This file is distributed as part of the RTEMS package from
7
 *  OAR Corporation, and follows the licensing and distribution
8
 *  terms as stated for RTEMS.
9
 *
10
 *  COPYRIGHT (c) 1989-1999.
11
 *  On-Line Applications Research Corporation (OAR).
12
 *  Copyright assigned to U.S. Government, 1994.
13
 *
14
 *  The license and distribution terms for this file may be
15
 *  found in the file LICENSE in this distribution or at
16
 *  http://www.OARcorp.com/rtems/license.html.
17
 */
18
 
19
#ifndef _CONSOLE_H
20
#define _CONSOLE_H
21
 
22
typedef enum {
23
  TERM_LOCAL_ECHO,
24
  TERM_BIT_RATE,
25
} ConsoleIOCTLCommand;
26
 
27
typedef struct {
28
  ConsoleIOCTLCommand command;
29
  void*                data;
30
} ConsoleIOCTLRequest;
31
 
32
typedef struct {
33
  unsigned char RBR;
34
  unsigned char IER;
35
  unsigned char IIR;
36
  unsigned char LCR;
37
  unsigned char MCR;
38
  unsigned char LSR;
39
  unsigned char MSR;
40
  unsigned char SCR;
41
} UART_16450_Read;
42
 
43
typedef struct {
44
  unsigned char THR;
45
  unsigned char IER;
46
  unsigned char IIR;
47
  unsigned char LCR;
48
  unsigned char MCR;
49
  unsigned char LSR;
50
  unsigned char MSR;
51
  unsigned char SCR;
52
} UART_16450_Write;
53
 
54
typedef struct {
55
  unsigned char DLM;
56
  unsigned char DLL;
57
  unsigned char IIR;
58
  unsigned char LCR;
59
  unsigned char MCR;
60
  unsigned char LSR;
61
  unsigned char MSR;
62
  unsigned char SCR;
63
} UART_16450_Latch;
64
 
65
typedef union {
66
  UART_16450_Read   read;
67
  UART_16450_Write  write;
68
  UART_16450_Latch  latch;
69
} UART_16450;
70
 
71
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.