OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [powerpc/] [dmv177/] [STATUS] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback 
#
2 
#  This is a status file for the update effort.
3 
#
4 
 
5 
make/custom
6 
===========
7 
dmv17x.cfg
8 
 
9 
TOP
10 
===
11 
README
12 
Makefile.in
13 
bsp_specs
14 
 
15 
clock
16 
=====
17 
clock.c
18 
Makefile.in
19 
 
20 
console
21 
=======
22 
Changed console from
23 
  duart.c
24 
  console.c
25 
To
26 
  consolebsp.h
27 
  console.c
28 
  85c30.c
29 
  tbl85c30.c
30 
 
31 
Note:  Check the number of serial ports and modify
32 
       tbl85c30.c values to indicate the correct values.
33 
 
34 
Makefile.in - Modified with new file names.
35 
 
36 
timer
37 
=======
38 
timer.c
39 
Makefile.in
40 
 
41 
include
42 
=======
43 
chain.h
44 
dmv170.h
45 
bsp.h
46 
Makefile
47 
Makefile.in
48 
coverhd.h
49 
 
50 
network
51 
=======
52 
Eric's problem
53 
 
54 
startup
55 
=======
56 
device-tree - remove
57 
linkcmds
58 
setvec.c        - Modified to acount for general purpose vector.
59 
sbrk.c          - Ok
60 
rtems-ctor.cc   - Ok
61 
bspclean.s      - Ok
62 
vmeintr.c
63 
Makefile.in     - Added genpvec.c
64 
bspstart.c      - Modified with changes from vista bsp.
65 
 
66 
Added:
67 
genpvec.c
68 
 
69 
Note:  Need to add routine which connects the general purpose interupt with the
70 
       various interupt handlers.  genpvec.c uses this routine and may need
71 
       to be modified.
72 
wrapup
73 
=======
74 
wrapup/Makefile.in
75 
 
76 
vectors
77 
=======
78 
 
79 
start
80 
=======
81 
start/Makefile.in
82 
start/start.s      - Made modifications based upon Score603e mods.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.