OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [powerpc/] [motorola_powerpc/] [README.OTHERBOARDS] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
#
2
#  $Id: README.OTHERBOARDS,v 1.2 2001-09-27 12:00:37 chris Exp $
3
#
4
 
5
This BSP is designed to support multiple Motorola PowerPC boards.  The
6
following extract from some email from Eric Valette should provide
7
the basic information required to use this BSP on other models.
8
 
9
 
10
Joel>      + I am sure there are other Motorola boards which this BSP should
11
Joel>        support.  If you know of other models that should work, list
12
Joel>        them off to me.  I will make them aliases and note them as
13
Joel>        untested in the status.
14
 
15
Extract of motorola.c :
16
 
17
static const mot_info_t mot_boards[] = {
18
  {0x300, 0x00, "MVME 2400"},
19
  {0x010, 0x00, "Genesis"},
20
  {0x020, 0x00, "Powerstack (Series E)"},
21
  {0x040, 0x00, "Blackhawk (Powerstack)"},
22
  {0x050, 0x00, "Omaha (PowerStack II Pro3000)"},
23
  {0x060, 0x00, "Utah (Powerstack II Pro4000)"},
24
  {0x0A0, 0x00, "Powerstack (Series EX)"},
25
  {0x1E0, 0xE0, "Mesquite cPCI (MCP750)"},
26
  {0x1E0, 0xE1, "Sitka cPCI (MCPN750)"},
27
  {0x1E0, 0xE2, "Mesquite cPCI (MCP750) w/ HAC"},
28
  {0x1E0, 0xF6, "MTX Plus"},
29
  {0x1E0, 0xF7, "MTX wo/ Parallel Port"},
30
  {0x1E0, 0xF8, "MTX w/ Parallel Port"},
31
  {0x1E0, 0xF9, "MVME 2300"},
32
  {0x1E0, 0xFA, "MVME 2300SC/2600"},
33
  {0x1E0, 0xFB, "MVME 2600 with MVME712M"},
34
  {0x1E0, 0xFC, "MVME 2600/2700 with MVME761"},
35
  {0x1E0, 0xFD, "MVME 3600 with MVME712M"},
36
  {0x1E0, 0xFE, "MVME 3600 with MVME761"},
37
  {0x1E0, 0xFF, "MVME 1600-001 or 1600-011"},
38
  {0x000, 0x00, ""}
39
};
40
 
41
In theory, each board starting with 0x1E0 should be really straighforward
42
to port (604 proc or above and raven host bridge...).
43
 
44
Joel> Then we just have to add README.BOARD_MODEL and TIMES.BOARD_MODEL
45
 
46
I should also make a README to explain that some file containing
47
switch statement should be completed (e.g libbsp/powerpc/shared/irq_init.c
48
[NOTE: This is that README. :) ]
49
 
50
       ------------------------------
51
  if ( (currentBoard == MESQUITE) ) {
52
    VIA_isa_bridge_interrupts_setup();
53
    known_cpi_isa_bridge = 1;
54
  }
55
  if (!known_cpi_isa_bridge) {
56
    printk("Please add code for PCI/ISA bridge init to libbsp/shared/irq/irq_init.c\n");
57
    printk("If your card works correctly please add a test and set known_cpi_isa_bridge to true\n");
58
  }
59
       ------------------------------
60
 
61
and libbsp/powerpc/mpc6xx/execeptions/raw_exception.c
62
 
63
       -------------------------------
64
 
65
int mpc604_vector_is_valid(rtems_vector vector)
66
{
67
  /*
68
   * Please fill this for MVME2307
69
   */
70
  printk("Please complete libcpu/powerpc/XXX/raw_exception.c\n");
71
  return 0;
72
}
73
 
74
int mpc60x_set_exception  (const rtems_raw_except_connect_data* except)
75
{
76
    unsigned int level;
77
 
78
    if (current_ppc_cpu == PPC_750) {
79
      if (!mpc750_vector_is_valid(except->exceptIndex)){
80
        return 0;
81
      }
82
      goto exception_ok;
83
    }
84
    if (current_ppc_cpu == PPC_604) {
85
      if (!mpc604_vector_is_valid(except->exceptIndex)){
86
        return 0;
87
      }
88
      goto exception_ok;
89
    }
90
    printk("Please complete libcpu/powerpc/XXX/raw_exception.c\n");
91
    return 0;
92
    -----------------------------------
93
 
94
NB : re readding the code I should have done a switch... TSSSS.A future patche
95
     I think.
96
 
97
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.