OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [powerpc/] [score603e/] [PCI_bus/] [PCI.h] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  PCI.h
2
 *
3
 *  This include file contains prototypes for chips attached to the
4
 *  PCI bus.
5
 *
6
 *  COPYRIGHT (c) 1989-1997.
7
 *  On-Line Applications Research Corporation (OAR).
8
 *  Copyright assigned to U.S. Government, 1994.
9
 *
10
 *  The license and distribution terms for this file may in
11
 *  the file LICENSE in this distribution or at
12
 *  http://www.OARcorp.com/rtems/license.html.
13
 *
14
 *  $Id:
15
 */
16
#ifndef __PCI_h
17
#define __PCI_h
18
 
19
/*
20
 * PCI.c
21
 */
22
 
23
void PCI_bus_write(
24
  volatile rtems_unsigned32 * _addr,
25
  rtems_unsigned32 _data
26
);
27
 
28
rtems_unsigned32 PCI_bus_read(
29
  volatile rtems_unsigned32 *  _addr
30
);
31
 
32
rtems_unsigned32 Read_pci_device_register(
33
  rtems_unsigned32 address
34
);
35
 
36
void  Write_pci_device_register(
37
  rtems_unsigned32 address,
38
  rtems_unsigned32 data
39
);
40
 
41
#endif
42
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.