OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [powerpc/] [score603e/] [console/] [85c30.h] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  85c30.h
2
 *
3
 *  This include file contains z85c30 chip information.
4
 *
5
 *  COPYRIGHT (c) 1989-1999.
6
 *  On-Line Applications Research Corporation (OAR).
7
 *
8
 *  The license and distribution terms for this file may in
9
 *  the file LICENSE in this distribution or at
10
 *  http://www.OARcorp.com/rtems/license.html.
11
 *
12
 *  $Id:
13
 */
14
 
15
#ifndef __85c30_H
16
#define __85c30_H
17
 
18
/*
19
 * Clock Speed Definations
20
 */
21
 
22
#define Z8530_x1_CLOCK                        0x00
23
#define Z8530_x16_CLOCK                       0x40
24
#define Z8530_x32_CLOCK                       0x80
25
#define Z8530_x64_CLOCK                       0xC0
26
 
27
/*
28
 * Number of Stop Bits.
29
 */
30
#define Z8530_STOP_BITS_1                     0x04
31
#define Z8530_STOP_BITS_1_AND_A_HALF          0x08
32
#define Z8530_STOP_BITS_2                     0x0C
33
 
34
/*
35
 * PARITY
36
 */
37
#define Z8530_PARITY_NONE                     0x00
38
#define Z8530_PARITY_ODD                      0x01
39
#define Z8530_PARITY_EVEN                     0x03
40
 
41
/*
42
 * Character Bits
43
 */
44
#define Z8530_READ_CHARACTER_BITS_8           0xC0
45
#define Z8530_READ_CHARACTER_BITS_7           0x40
46
#define Z8530_READ_CHARACTER_BITS_6           0x80
47
#define Z8530_READ_CHARACTER_BITS_5           0x00
48
 
49
#define Z8530_WRITE_CHARACTER_BITS_8          0x60
50
#define Z8530_WRITE_CHARACTER_BITS_7          0x20
51
#define Z8530_WRITE_CHARACTER_BITS_6          0x40
52
#define Z8530_WRITE_CHARACTER_BITS_5          0x00
53
 
54
#endif
55
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.