OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [powerpc/] [score603e/] [startup/] [vmeintr.c] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  vmeintr.c
2
 *
3
 *  VMEbus support routines for the Generation I board.
4
 *
5
 *  COPYRIGHT (c) 1989-1997.
6
 *  On-Line Applications Research Corporation (OAR).
7
 *  Copyright assigned to U.S. Government, 1994.
8
 *
9
 *  The license and distribution terms for this file may in
10
 *  the file LICENSE in this distribution or at
11
 *  http://www.OARcorp.com/rtems/license.html.
12
 *
13
 *  $Id:
14
 */
15
 
16
#include <rtems.h>
17
#include <bsp.h>
18
#include <vmeintr.h>
19
 
20
/*PAGE
21
 *
22
 *  VME_interrupt_Disable
23
 *
24
 */
25
 
26
void VME_interrupt_Disable (
27
  VME_interrupt_Mask                mask                        /* IN  */
28
)
29
{
30
  volatile rtems_unsigned8  *VME_interrupt_enable;
31
  rtems_unsigned8  value;
32
 
33
#if 0
34
  VME_interrupt_enable = ACC_VIE;
35
#else
36
  VME_interrupt_enable = 0;
37
#endif
38
  value = *VME_interrupt_enable;
39
 
40
  value &= ~mask;  /* turn off interrupts for all levels in mask */
41
 
42
  *VME_interrupt_enable = value;
43
}
44
 
45
/*PAGE
46
 *
47
 *  VME_interrupt_Enable
48
 *
49
 */
50
 
51
void VME_interrupt_Enable (
52
  VME_interrupt_Mask                mask                        /* IN  */
53
)
54
{
55
  volatile rtems_unsigned8  *VME_interrupt_enable;
56
  rtems_unsigned8  value;
57
 
58
#if 0
59
  VME_interrupt_enable = ACC_VIE;
60
#else
61
  VME_interrupt_enable = 0;
62
#endif
63
  value = *VME_interrupt_enable;
64
 
65
  value |= mask;  /* turn on interrupts for all levels in mask */
66
 
67
  *VME_interrupt_enable = value;
68
}
69
 
70
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.