OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [sh/] [gensh1/] [README] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
#
2
#  $Id: README,v 1.2 2001-09-27 12:01:10 chris Exp $
3
#
4
#  Author: Ralf Corsepius (corsepiu@faw.uni-ulm.de)
5
#
6
 
7
BSP NAME:           generic SH1 (gensh1)
8
BOARD:              n/a
9
BUS:                n/a
10
CPU FAMILY:         Hitachi SH
11
CPU:                SH 7032
12
COPROCESSORS:       none
13
MODE:               n/a
14
 
15
DEBUG MONITOR:      gdb
16
 
17
PERIPHERALS
18
===========
19
TIMERS:             on-chip
20
  RESOLUTION:         cf. Hitachi SH 703X Hardware Manual (Phi/4)
21
SERIAL PORTS:       on-chip (with 2 ports)
22
REAL-TIME CLOCK:    none
23
DMA:                not used
24
VIDEO:              none
25
SCSI:               none
26
NETWORKING:         none
27
 
28
DRIVER INFORMATION
29
==================
30
CLOCK DRIVER:       on-chip timer
31
IOSUPP DRIVER:      default
32
SHMSUPP:            default
33
TIMER DRIVER:       on-chip timer
34
TTY DRIVER:         /dev/null (stub)
35
 
36
STDIO
37
=====
38
PORT:               /dev/null (stub)
39
ELECTRICAL:         n/a
40
BAUD:               n/a
41
BITS PER CHARACTER: n/a
42
PARITY:             n/a
43
STOP BITS:          n/a
44
 
45
NOTES
46
=====
47
 
48
(1) The stub console driver (null) is enabled by default.
49
 
50
(2) The driver for the on-chip serial devices (sci) is still in its infancy
51
    and not fully tested. It may even be non-functional and therefore is
52
    disabled by default. Please let us know any problems you encounter with
53
    it.
54
    To activate it edit libbsp/sh/gensh1/include/bsp.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.