OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [shmdr/] [intr.c] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  void Shm_Cause_interrupt( node )
2
 *
3
 *  This routine is the shared memory driver routine which
4
 *  generates interrupts to other CPUs.
5
 *
6
 *  It uses the information placed in the node status control
7
 *  block by each node.  For example, when used with the Motorola
8
 *  MVME136 board, the MPCSR is used.
9
 *
10
 *  Input parameters:
11
 *    node          - destination of this packet (0 = broadcast)
12
 *
13
 *  Output parameters: NONE
14
 *
15
 *  COPYRIGHT (c) 1989-1999.
16
 *  On-Line Applications Research Corporation (OAR).
17
 *
18
 *  The license and distribution terms for this file may be
19
 *  found in the file LICENSE in this distribution or at
20
 *  http://www.OARcorp.com/rtems/license.html.
21
 *
22
 *  $Id: intr.c,v 1.2 2001-09-27 12:01:12 chris Exp $
23
 */
24
 
25
#include <rtems.h>
26
#include "shm_driver.h"
27
 
28
void Shm_Cause_interrupt(
29
  rtems_unsigned32 node
30
)
31
{
32
  Shm_Interrupt_information *intr;
33
  rtems_unsigned8  *u8;
34
  rtems_unsigned16 *u16;
35
  rtems_unsigned32 *u32;
36
  rtems_unsigned32  value;
37
 
38
  intr = &Shm_Interrupt_table[node];
39
  value = intr->value;
40
 
41
  switch ( intr->length ) {
42
    case NO_INTERRUPT:
43
       break;
44
    case BYTE:
45
      u8   = (rtems_unsigned8 *)intr->address;
46
      *u8  = (rtems_unsigned8) value;
47
      break;
48
    case WORD:
49
      u16   = (rtems_unsigned16 *)intr->address;
50
      *u16  = (rtems_unsigned16) value;
51
      break;
52
    case LONG:
53
      u32   = (rtems_unsigned32 *)intr->address;
54
      *u32  = (rtems_unsigned32) value;
55
      break;
56
  }
57
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.