OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [unix/] [posix/] [shmsupp/] [cause_intr.c] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  void Shm_interrupt_unix( node )
2
 *
3
 *  This routine is the shared memory driver routine which
4
 *  generates interrupts to other CPUs.
5
 *
6
 *  Input parameters:
7
 *    node          - destination of this packet (0 = broadcast)
8
 *
9
 *  Output parameters: NONE
10
 *
11
 *  COPYRIGHT (c) 1989-1999.
12
 *  On-Line Applications Research Corporation (OAR).
13
 *
14
 *  The license and distribution terms for this file may be
15
 *  found in the file LICENSE in this distribution or at
16
 *  http://www.OARcorp.com/rtems/license.html.
17
 *
18
 *  $Id: cause_intr.c,v 1.2 2001-09-27 12:01:15 chris Exp $
19
 */
20
 
21
#include <bsp.h>
22
#include <shm_driver.h>
23
#include <sys/types.h>      /* pid_t */
24
 
25
void Shm_Cause_interrupt_unix(
26
  rtems_unsigned32 node
27
)
28
{
29
  Shm_Interrupt_information *intr;
30
  intr = &Shm_Interrupt_table[node];
31
 
32
  _CPU_SHM_Send_interrupt( (pid_t) intr->address, intr->value );
33
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.