URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libcpu/] [README] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log


#
#  $Id: README,v 1.2 2001-09-27 12:01:17 chris Exp $
#
 
This is the README file for libcpu.
 
This directory contains reusable libraries which are CPU dependent but not
target board dependent.  For example, the HPPA has an on chip interval timer
which may be used by all HPPA bsp's.
 
Another example might be the Intel i960CA has on-chip DMA which could be
supported in a library and placed in lib/libcpu/i960.  This level of support
will make it easier for others developing embedded applications on a given
CPU.

Line No.	Rev	Author	Line
1	30	unneback	`#`
2			`# $Id: README,v 1.2 2001-09-27 12:01:17 chris Exp $`
3			`#`
4
5			`This is the README file for libcpu.`
6
7			`This directory contains reusable libraries which are CPU dependent but not`
8			`target board dependent. For example, the HPPA has an on chip interval timer`
9			`which may be used by all HPPA bsp's.`
10
11			`Another example might be the Intel i960CA has on-chip DMA which could be`
12			`supported in a library and placed in lib/libcpu/i960. This level of support`
13			`will make it easier for others developing embedded applications on a given`
14			`CPU.`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libcpu/] [README] - Blame information for rev 30