OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libcpu/] [README] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
#
2
#  $Id: README,v 1.2 2001-09-27 12:01:17 chris Exp $
3
#
4
 
5
This is the README file for libcpu.
6
 
7
This directory contains reusable libraries which are CPU dependent but not
8
target board dependent.  For example, the HPPA has an on chip interval timer
9
which may be used by all HPPA bsp's.
10
 
11
Another example might be the Intel i960CA has on-chip DMA which could be
12
supported in a library and placed in lib/libcpu/i960.  This level of support
13
will make it easier for others developing embedded applications on a given
14
CPU.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.