OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libcpu/] [a29k/] [timer/] [timerisr.c] - Blame information for rev 507

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  timerisr.s
2
 *
3
 *  If required this ISR is used to bump a count of interval "overflow"
4
 *  interrupts which have occurred since the timer was started.  The
5
 *  number of overflows is taken into account in the Read_timer()
6
 *  routine if necessary.
7
 *
8
 *  To reduce overhead this is best to be the "rawest" hardware interupt
9
 *  handler you can write.  This should be the only interrupt which can
10
 *  occur during the measured time period.
11
 *
12
 *  NOTE:  This file is USUALLY in assembly and is LEAN AND MEAN.
13
 *         Any code in this isr is pure overhead which can perturb
14
 *         the accuracy of the Timing Test Suite.
15
 *
16
 *  COPYRIGHT (c) 1989, 1990, 1991, 1992, 1993, 1994.
17
 *  On-Line Applications Research Corporation (OAR).
18
 *  All rights assigned to U.S. Government, 1994.
19
 *
20
 *  This material may be reproduced by or for the U.S. Government pursuant
21
 *  to the copyright license under the clause at DFARS 252.227-7013.  This
22
 *  notice must appear in all copies of this file and its derivatives.
23
 *
24
 *  $Id: timerisr.c,v 1.2 2001-09-27 12:01:20 chris Exp $
25
 */
26
 
27
#ifndef lint
28
static char _sccsid[] = "@(#)timerisr.c 03/15/96     1.1\n";
29
#endif
30
 
31
#include <rtems.h>
32
 
33
extern rtems_unsigned32 _Timer_interrupts;
34
 
35
void timerisr( void )
36
{
37
  /*
38
   *  _Timer_interrupts += TIMER_BETWEEN_OVERFLOWS  (usually in microseconds)
39
   *  return from interrupt
40
   */
41
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.