OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libcpu/] [powerpc/] [mpc6xx/] [mmu/] [bat.h] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*
2
 * bat.h
3
 *
4
 *          This file contains declaration of C function to
5
 *          Instanciate 60x/7xx ppc Block Address Translation (BAT) registers.
6
 *          More detailled information can be found on motorola
7
 *          site and more precisely in the following book :
8
 *
9
 *              MPC750
10
 *              Risc Microporcessor User's Manual
11
 *              Mtorola REF : MPC750UM/AD 8/97
12
 *
13
 * Copyright (C) 1999  Eric Valette (valette@crf.canon.fr)
14
 *                     Canon Centre Recherche France.
15
 *
16
 *  The license and distribution terms for this file may be
17
 *  found in found in the file LICENSE in this distribution or at
18
 *  http://www.OARcorp.com/rtems/license.html.
19
 *
20
 * $Id: bat.h,v 1.2 2001-09-27 12:01:25 chris Exp $
21
 */
22
 
23
#ifndef LIBCPU_MCP750_MMU_BAT_H
24
#define LIBCPU_MCP750_MMU_BAT_H
25
 
26
#include <libcpu/mmu.h>
27
#include <libcpu/pgtable.h>
28
#include <bsp/consoleIo.h>
29
 
30
#define IO_PAGE (_PAGE_NO_CACHE | _PAGE_GUARDED | _PAGE_RW)
31
 
32
extern void setdbat(int bat_index, unsigned long virt, unsigned long phys,
33
                    unsigned int size, int flags);
34
 
35
extern void asm_setdbat1(unsigned int uperPart, unsigned int lowerPart);
36
extern void asm_setdbat2(unsigned int uperPart, unsigned int lowerPart);
37
extern void asm_setdbat3(unsigned int uperPart, unsigned int lowerPart);
38
extern void asm_setdbat4(unsigned int uperPart, unsigned int lowerPart);
39
 
40
#endif /* LIBCPU_MCP750_MMU_BAT_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.