OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libcpu/] [powerpc/] [mpc860/] [README] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
#
2
#  $Id: README,v 1.2 2001-09-27 12:01:28 chris Exp $
3
#
4
 
5
Various non BSP dependant support routines.
6
 
7
clock - Uses the MPC860 PITPIT (Programmable interval timer) to
8
        generate RTEMS clock ticks.
9
 
10
console_generic - Uses the MPC860 SCCs and SMCs to to serial I/O
11
 
12
include - console.h: function declarations for console related functions
13
 
14
timer - Uses the MPC860 timebase register for timing
15
        tests.  It only uses the lower 32 bits
16
 
17
vectors - MPC860 specific vector entry points.
18
        Includes CPU dependant, application independant
19
        handlers: alignment.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.