OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libcpu/] [powerpc/] [ppc403/] [README] - Blame information for rev 607

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
#
2
#  $Id: README,v 1.2 2001-09-27 12:01:29 chris Exp $
3
#
4
 
5
Various non BSP dependant support routines.
6
 
7
clock - Uses the 403 PIT (Programmable interval timer) to
8
        generate RTEMS clock ticks.
9
 
10
console - Uses the 403 Internal serial port to do RTEMS
11
        console I/O.  Not ALL members of the 403 family
12
        have this.
13
 
14
include - Currently empty
15
 
16
timer - Uses the 403 timebase register for timing
17
        tests.  Other PowerPCs have slightly different
18
        timebase register definitions.
19
 
20
vectors - PowerPC 403 specific vector entry points.
21
        Includes CPU dependant, application independant
22
        handlers: alignment.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.