OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [libchip/] [serial/] [README.mc68681] - Blame information for rev 389

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
#
2
#  $Id: README.mc68681,v 1.2 2001-09-27 12:01:42 chris Exp $
3
#
4
 
5
Configuration Table Use
6
=======================
7
 
8
sDeviceName
9
 
10
   The name of this device.
11
 
12
deviceType
13
 
14
   This field must be SERIAL_MC68681.
15
 
16
pDeviceFns
17
 
18
   The device interface control table.  This may be:
19
      + mc68681_fns for interrupt driven IO
20
      + mc68681_fns_polled for polled IO
21
 
22
deviceProbe
23
 
24
   This is the address of the routine which probes to see if the device
25
   is present.
26
 
27
pDeviceFlow
28
 
29
   This field is ignored as hardware flow control is not currently supported.
30
 
31
ulMargin
32
 
33
    This is currently unused.
34
 
35
ulHysteresis
36
 
37
    This is currently unused.
38
 
39
pDeviceParams
40
 
41
    This is set to the default settings.
42
 
43
ulCtrlPort1
44
 
45
   This field is the base address of the entire DUART.
46
 
47
ulCtrlPort2
48
 
49
   This field is the base address of the port specific registers.
50
 
51
ulDataPort
52
 
53
   This field is bit mapped as follows:
54
     bit 0:  baud rate set a or b
55
     bit 1-2: BRG selection ("Select Extend bit")
56
 
57
   Note: If both ports on single DUART are not configured for the same
58
         baud rate set, then unexpected results will occur.
59
 
60
   Note: On the Exar 88c681, if a standard clock of 3.6864 Mhz is used
61
         and the "Select Extend bit" is 0 (disabled), then the default
62
         MC68681 baud rate table is selected.
63
 
64
getRegister
65
setRegister
66
 
67
   These follow standard conventions.
68
 
69
getData
70
setData
71
 
72
   These are unused since the TX and RX data registers can be accessed
73
   as regular registers.
74
 
75
ulClock
76
 
77
   This is a pointer to a baud rate mapping table.  If set to
78
   mc68681_baud_rate_table, then the CSR/ACR/X bit mappings shown
79
   in the 68681 and 88681 manuals are used.  Otherwise, the board
80
   specific baud rate mapping is used.
81
 
82
   NULL is not a valid value.
83
 
84
ulIntVector
85
 
86
   This is the interrupt vector number associated with this chip.
87
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.