OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [libchip/] [serial/] [README.z85c30] - Blame information for rev 389

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
#
2
#  $Id: README.z85c30,v 1.2 2001-09-27 12:01:42 chris Exp $
3
#
4
 
5
Configuration Table Use
6
=======================
7
 
8
sDeviceName
9
 
10
   The name of this device.
11
 
12
deviceType
13
 
14
   This field must be SERIAL_Z85C30.
15
 
16
pDeviceFns
17
 
18
   The device interface control table.  This may be:
19
      + z85c30_fns for interrupt driven IO
20
      + z85c30_fns_polled for polled IO
21
 
22
deviceProbe
23
 
24
   This is the address of the routine which probes to see if the device
25
   is present.
26
 
27
pDeviceFlow
28
 
29
   This field is set to one of the following values:
30
      + NULL for no hardware flow control
31
      + z85c30_flow_RTSCTS for RTS/CTS based flow control
32
      + z85c30_flow_DTRCTS for DTR/CTS based flow control
33
 
34
ulMargin
35
 
36
    This is currently unused.
37
 
38
ulHysteresis
39
 
40
    This is currently unused.
41
 
42
pDeviceParams
43
 
44
    This is set to the default settings.
45
 
46
ulCtrlPort1
47
 
48
   This field is the address of the control register for this port.
49
 
50
ulCtrlPort2
51
 
52
   This field is the address of the control register for chip.
53
 
54
ulDataPort
55
 
56
   This field is the address of the data register for this port.
57
 
58
getRegister
59
setRegister
60
 
61
   These follow standard conventions.
62
 
63
getData
64
setData
65
 
66
   These follow standard conventions.
67
 
68
ulClock
69
 
70
   This is the clock speed of the baud rate clock.
71
   NULL, then the CSR/ACR/X bit mappings shown in the 68681 and 88681
72
   manuals are used.  Otherwise, the board specific baud rate mapping
73
   is used.
74
 
75
ulIntVector
76
 
77
   This is the interrupt vector number associated with this chip.
78
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.