OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [librdbg/] [src/] [i386/] [any/] [remdeb_f.x] - Blame information for rev 307

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*
2
 **************************************************************************
3
 *
4
 * Component =   rdblib
5
 *
6
 * Synopsis  =   remdeb_f.x
7
 *
8
 * $Id: remdeb_f.x,v 1.2 2001-09-27 12:02:01 chris Exp $
9
 *
10
 **************************************************************************
11
 */
12
 
13
struct xdr_regs
14
{
15
  unsigned int  tabreg[19];
16
};
17
 
18
#ifdef RPC_HDR
19
 
20
%/* now define register macros to apply to xdr_reg struct */
21
%
22
%#define GS     0
23
%#define FS     1
24
%#define ES     2
25
%#define DS     3
26
%#define EDI    4
27
%#define ESI    5
28
%#define EBP    6
29
%#define ESP    7
30
%#define EBX    8
31
%#define EDX    9
32
%#define ECX    10
33
%#define EAX    11
34
%#define TRAPNO 12
35
%#define ERR    13
36
%#define EIP    14
37
%#define CS     15
38
%#define EFL    16
39
%#define UESP   17
40
%#define SS     18
41
%
42
%#define REG_PC tabreg[EIP]     /* PC (eip) register offset */
43
%#define REG_SP tabreg[UESP]    /* SP (uesp) register offset */
44
%#define REG_FP tabreg[EBP]     /* FP (ebp) register offset */
45
 
46
%/* now define the BREAKPOINT mask technique to a long word */
47
%#define SET_BREAK(l)   ((l&0xFFFFFF00) | 0xCC)
48
%#define IS_BREAK(l)    (((l) & 0xFF) == 0xCC)
49
%#define ORG_BREAK(c,p) (((c) & 0xFFFFFF00) | ((p) & 0xFF))
50
%#define IS_STEP(regs)  (regs.tabreg[TRAPNO] == 1) /* was step and not break */
51
%#define BREAK_ADJ      1       /* must subtract one from address after bp */
52
%#define BREAK_SIZE     1       /* Breakpoint occupies one byte */
53
 
54
%#define TARGET_PROC_TYPE  0
55
 
56
#endif
57
 
58
 
59
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.