OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [tests/] [mptests/] [mp07/] [node1/] [mp07.doc] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
#
2
#  $Id: mp07.doc,v 1.7 1999/11/17 17:51:30 joel Exp $
3
#
4
#  COPYRIGHT (c) 1989-1999.
5
#  On-Line Applications Research Corporation (OAR).
6
#
7
#  The license and distribution terms for this file may be
8
#  found in the file LICENSE in this distribution or at
9
#  http://www.OARcorp.com/rtems/license.html.
10
#
11
 
12
 
13
This file describes the directives and concepts tested by this test set.
14
 
15
test set name:  test56
16
 
17
directives:
18
  ex_init, ex_start, t_create, t_start, tm_tick, i_return, t_ident,
19
  ev_send, ev_receive
20
 
21
concepts:
22
 
23
  a.  Verifies system can create and start both the executive's system
24
      initialization and idle task.
25
 
26
  b.  Verifies executive can swap between three application tasks at the
27
      same priority and the executive's internal idle task.
28
 
29
  c.  Verifies can print strings to the CRT on port 2 of the mvme136 board
30
      using Print and Println in the board support package.
31
 
32
  d.  Verifies interrupt handler can handler a task switch from an interrupt
33
      as specified with the i_return directive.
34
 
35
  e.  Verifies executive initialization performed correctly.
36
 
37
  f.  Verifies the executive trap handler except for the halt function.
38
 
39
  g.  Verifies that a task can get the task identification number of itself.
40
 
41
  h.  Verifies that a task can get the task identification number
42
      of another task.
43
 
44
  i.  Verifies that two tasks on different processors can alternate
45
      sending each other events.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.