OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [tests/] [sptests/] [sp14/] [asr.c] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  Process_asr
2
 *
3
 *  This is the asynchronous signal routine (asr) for task 1.
4
 *  It demonstrates that ASRs can block execute and block.
5
 *
6
 *  Input parameters:
7
 *    the_signal_set - signal set
8
 *
9
 *  Output parameters:  NONE
10
 *
11
 *  COPYRIGHT (c) 1989-1999.
12
 *  On-Line Applications Research Corporation (OAR).
13
 *
14
 *  The license and distribution terms for this file may be
15
 *  found in the file LICENSE in this distribution or at
16
 *  http://www.OARcorp.com/rtems/license.html.
17
 *
18
 *  $Id: asr.c,v 1.2 2001-09-27 12:02:32 chris Exp $
19
 */
20
 
21
#include "system.h"
22
 
23
rtems_asr Process_asr(
24
  rtems_signal_set the_signal_set
25
)
26
{
27
  rtems_status_code status;
28
 
29
  printf( "ASR - ENTRY - signal => %08x\n", the_signal_set );
30
  switch( the_signal_set ) {
31
    case RTEMS_SIGNAL_16:
32
    case RTEMS_SIGNAL_17:
33
    case RTEMS_SIGNAL_18 | RTEMS_SIGNAL_19:
34
      break;
35
    case RTEMS_SIGNAL_0:
36
    case RTEMS_SIGNAL_1:
37
      puts( "ASR - rtems_task_wake_after - yield processor" );
38
      status = rtems_task_wake_after( RTEMS_YIELD_PROCESSOR );
39
      directive_failed( status, "rtems_task_wake_after yield" );
40
      break;
41
    case RTEMS_SIGNAL_3:
42
      Asr_fired = TRUE;
43
      break;
44
  }
45
  printf( "ASR - EXIT  - signal => %08x\n", the_signal_set );
46
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.