URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
471 |
julius |
2011-01-11 Julius Baxter
|
| 2 |
|
|
* ucos-port/: Created.
|
| 3 |
|
|
* tasks/: Likewise.
|
| 4 |
|
|
* ucos/os_cpu_c.c: Moved to ucos-port/
|
| 5 |
|
|
* os_cpu_a.S: Moved to ucos-port/
|
| 6 |
|
|
* common/cprintf_r.c: Added.
|
| 7 |
|
|
* ucos-port/Makefile: Likewise.
|
| 8 |
|
|
* tasks/Makefile: Likewise.
|
| 9 |
|
|
* include/cprintf_r.h: Likewise.
|
| 10 |
|
|
* drivers/console.c: Likewise.
|
| 11 |
|
|
* include/console.h: Likewise.
|
| 12 |
|
|
* tasks/tasks1.c: Likewise
|
| 13 |
|
|
* common/main.c:
|
| 14 |
|
|
(TaskStart): Added - calls hook for tasks code TaskStartCreateTasks.
|
| 15 |
|
|
(main): Changed printf to console_puts calls with loc. info.
|
| 16 |
|
|
* include/spr_defs: Removed.
|
| 17 |
|
|
* include/spr-defs: Added from latest or1ksim version.
|
| 18 |
|
|
|
| 19 |
|
|
|
| 20 |
|
|
2011-01-07 Julius Baxter
|
| 21 |
|
|
* ChangeLog-OR32: Created
|
| 22 |
|
|
* sim.cfg: MC disabled, flash memory removed, MMUs disabled, debug
|
| 23 |
|
|
disabled, CUC removed.
|
| 24 |
|
|
* os_cpu_a.S: Updated
|
| 25 |
|
|
* ram.ld: Added
|
| 26 |
|
|
* flash.ld: removed
|
| 27 |
|
|
* Makefile: Final link stage replaced with $(CC) instead of $(LD), it
|
| 28 |
|
|
finds libraries with greater ease.
|
| 29 |
|
|
* include/board.h: Removed all MC defines, flash boot options.
|
| 30 |
|
|
* include/os_cfg.h: Updated to version 2.91 (is default)
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.