OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ucos-ii/] [2.91/] [include/] [board.h] - Blame information for rev 510

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 471 julius
#ifndef _BOARD_H_
2
#define _BOARD_H_
3
 
4
#define SDRAM_BASE_ADDR 0x00000000
5
 
6
#ifndef IN_CLK
7
# define IN_CLK          20000000
8
#endif
9
 
10
#define UART_BAUD_RATE  115200
11
 
12
#define TICKS_PER_SEC   100
13
 
14
#define STACK_SIZE      0x10000
15
 
16
#define UART_BASE       0x90000000
17
#define UART_IRQ        2
18
#define ETH_BASE        0x92000000
19
#define ETH_IRQ         4
20
 
21
#define SPI_BASE        0xb9000000
22
#define CRT_BASE_ADDR   0x97000000
23
#define ATA_BASE_ADDR   0x9e000000
24
#define KBD_BASE_ADD    0x94000000
25
#define KBD_IRQ         5
26
 
27
#define ETH_DATA_BASE  0xa8000000 /*  Address for ETH_DATA */
28
 
29
#define BOARD_DEF_IP    0x0a010185
30
#define BOARD_DEF_MASK  0xff000000
31
#define BOARD_DEF_GW    0x0a010101
32
 
33
#define ETH_MACADDR0      0x00
34
#define ETH_MACADDR1      0x12
35
#define ETH_MACADDR2      0x34
36
#define ETH_MACADDR3      0x56
37
#define ETH_MACADDR4      0x78
38
#define ETH_MACADDR5      0x9a
39
 
40
#define CRT_ENABLED         1
41
#define FB_BASE_ADDR    0xa8000000
42
 
43
/* Whether online help is available -- saves space */
44
#define HELP_ENABLED    1
45
 
46
/* Whether self check is enabled */
47
#define SELF_CHECK     0
48
 
49
/* Whether we have keyboard suppport */
50
#define KBD_ENABLED    0
51
 
52
/* Keyboard buffer size */
53
#define KBDBUF_SIZE    256
54
 
55
/* Which console is used (CT_NONE, CT_SIM, CT_UART, CT_CRT) */
56
#define CONSOLE_TYPE   CT_UART
57
 
58
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.