URL https://opencores.org/ocsvn/openriscdevboard/openriscdevboard/trunk

Subversion Repositories openriscdevboard

[/] [openriscdevboard/] [trunk/] [cyc2-openrisc/] [rtl/] [or1200/] [or1200_wbmux.v] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  OR1200's Write-back Mux                                     ////
////                                                              ////
////  This file is part of the OpenRISC 1200 project              ////
////  http://www.opencores.org/cores/or1k/                        ////
////                                                              ////
////  Description                                                 ////
////  CPU's write-back stage of the pipeline                      ////
////                                                              ////
////  To Do:                                                      ////
////   - make it smaller and faster                               ////
////                                                              ////
////  Author(s):                                                  ////
////      - Damjan Lampret, lampret@opencores.org                 ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.1  2006/12/21 16:46:58  vak
// Initial revision imported from
// http://www.opencores.org/cvsget.cgi/or1k/orp/orp_soc/rtl/verilog.
//
// Revision 1.3  2004/06/08 18:17:36  lampret
// Non-functional changes. Coding style fixes.
//
// Revision 1.2  2002/03/29 15:16:56  lampret
// Some of the warnings fixed.
//
// Revision 1.1  2002/01/03 08:16:15  lampret
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
//
// Revision 1.8  2001/10/21 17:57:16  lampret
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
//
// Revision 1.7  2001/10/14 13:12:10  lampret
// MP3 version.
//
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
// no message
//
// Revision 1.2  2001/08/09 13:39:33  lampret
// Major clean-up.
//
// Revision 1.1  2001/07/20 00:46:23  lampret
// Development version of RTL. Libraries are missing.
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "or1200_defines.v"
 
module or1200_wbmux(
        // Clock and reset
        clk, rst,
 
        // Internal i/f
        wb_freeze, rfwb_op,
        muxin_a, muxin_b, muxin_c, muxin_d,
        muxout, muxreg, muxreg_valid
);
 
parameter width = `OR1200_OPERAND_WIDTH;
 
//
// I/O
//
 
//
// Clock and reset
//
input                           clk;
input                           rst;
 
//
// Internal i/f
//
input                           wb_freeze;
input   [`OR1200_RFWBOP_WIDTH-1:0]       rfwb_op;
input   [width-1:0]              muxin_a;
input   [width-1:0]              muxin_b;
input   [width-1:0]              muxin_c;
input   [width-1:0]              muxin_d;
output  [width-1:0]              muxout;
output  [width-1:0]              muxreg;
output                          muxreg_valid;
 
//
// Internal wires and regs
//
reg     [width-1:0]              muxout;
reg     [width-1:0]              muxreg;
reg                             muxreg_valid;
 
//
// Registered output from the write-back multiplexer
//
always @(posedge clk or posedge rst) begin
        if (rst) begin
                muxreg <= #1 32'd0;
                muxreg_valid <= #1 1'b0;
        end
        else if (!wb_freeze) begin
                muxreg <= #1 muxout;
                muxreg_valid <= #1 rfwb_op[0];
        end
end
 
//
// Write-back multiplexer
//
always @(muxin_a or muxin_b or muxin_c or muxin_d or rfwb_op) begin
`ifdef OR1200_ADDITIONAL_SYNOPSYS_DIRECTIVES
        case(rfwb_op[`OR1200_RFWBOP_WIDTH-1:1]) // synopsys parallel_case infer_mux
`else
        case(rfwb_op[`OR1200_RFWBOP_WIDTH-1:1]) // synopsys parallel_case
`endif
                2'b00: muxout = muxin_a;
                2'b01: begin
                        muxout = muxin_b;
`ifdef OR1200_VERBOSE
// synopsys translate_off
                        $display("  WBMUX: muxin_b %h", muxin_b);
// synopsys translate_on
`endif
                end
                2'b10: begin
                        muxout = muxin_c;
`ifdef OR1200_VERBOSE
// synopsys translate_off
                        $display("  WBMUX: muxin_c %h", muxin_c);
// synopsys translate_on
`endif
                end
                2'b11: begin
                        muxout = muxin_d + 32'h8;
`ifdef OR1200_VERBOSE
// synopsys translate_off
                        $display("  WBMUX: muxin_d %h", muxin_d + 4'h8);
// synopsys translate_on
`endif
                end
        endcase
end
 
endmodule

Line No.	Rev	Author	Line
1	2	sfielding	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// OR1200's Write-back Mux ////`
4			`//// ////`
5			`//// This file is part of the OpenRISC 1200 project ////`
6			`//// http://www.opencores.org/cores/or1k/ ////`
7			`//// ////`
8			`//// Description ////`
9			`//// CPU's write-back stage of the pipeline ////`
10			`//// ////`
11			`//// To Do: ////`
12			`//// - make it smaller and faster ////`
13			`//// ////`
14			`//// Author(s): ////`
15			`//// - Damjan Lampret, lampret@opencores.org ////`
16			`//// ////`
17			`//////////////////////////////////////////////////////////////////////`
18			`//// ////`
19			`//// Copyright (C) 2000 Authors and OPENCORES.ORG ////`
20			`//// ////`
21			`//// This source file may be used and distributed without ////`
22			`//// restriction provided that this copyright statement is not ////`
23			`//// removed from the file and that any derivative work contains ////`
24			`//// the original copyright notice and the associated disclaimer. ////`
25			`//// ////`
26			`//// This source file is free software; you can redistribute it ////`
27			`//// and/or modify it under the terms of the GNU Lesser General ////`
28			`//// Public License as published by the Free Software Foundation; ////`
29			`//// either version 2.1 of the License, or (at your option) any ////`
30			`//// later version. ////`
31			`//// ////`
32			`//// This source is distributed in the hope that it will be ////`
33			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
34			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
35			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
36			`//// details. ////`
37			`//// ////`
38			`//// You should have received a copy of the GNU Lesser General ////`
39			`//// Public License along with this source; if not, download it ////`
40			`//// from http://www.opencores.org/lgpl.shtml ////`
41			`//// ////`
42			`//////////////////////////////////////////////////////////////////////`
43			`//`
44			`// CVS Revision History`
45			`//`
46			`// $Log: not supported by cvs2svn $`
47			`// Revision 1.1 2006/12/21 16:46:58 vak`
48			`// Initial revision imported from`
49			`// http://www.opencores.org/cvsget.cgi/or1k/orp/orp_soc/rtl/verilog.`
50			`//`
51			`// Revision 1.3 2004/06/08 18:17:36 lampret`
52			`// Non-functional changes. Coding style fixes.`
53			`//`
54			`// Revision 1.2 2002/03/29 15:16:56 lampret`
55			`// Some of the warnings fixed.`
56			`//`
57			`// Revision 1.1 2002/01/03 08:16:15 lampret`
58			`// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.`
59			`//`
60			`// Revision 1.8 2001/10/21 17:57:16 lampret`
61			`// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.`
62			`//`
63			`// Revision 1.7 2001/10/14 13:12:10 lampret`
64			`// MP3 version.`
65			`//`
66			`// Revision 1.1.1.1 2001/10/06 10:18:36 igorm`
67			`// no message`
68			`//`
69			`// Revision 1.2 2001/08/09 13:39:33 lampret`
70			`// Major clean-up.`
71			`//`
72			`// Revision 1.1 2001/07/20 00:46:23 lampret`
73			`// Development version of RTL. Libraries are missing.`
74			`//`
75			`//`
76
77			`// synopsys translate_off`
78			`include "timescale.v"
79			`// synopsys translate_on`
80			`include "or1200_defines.v"
81
82			`module or1200_wbmux(`
83			`// Clock and reset`
84			`clk, rst,`
85
86			`// Internal i/f`
87			`wb_freeze, rfwb_op,`
88			`muxin_a, muxin_b, muxin_c, muxin_d,`
89			`muxout, muxreg, muxreg_valid`
90			`);`
91
92			parameter width = `OR1200_OPERAND_WIDTH;
93
94			`//`
95			`// I/O`
96			`//`
97
98			`//`
99			`// Clock and reset`
100			`//`
101			`input clk;`
102			`input rst;`
103
104			`//`
105			`// Internal i/f`
106			`//`
107			`input wb_freeze;`
108			input [`OR1200_RFWBOP_WIDTH-1:0] rfwb_op;
109			`input [width-1:0] muxin_a;`
110			`input [width-1:0] muxin_b;`
111			`input [width-1:0] muxin_c;`
112			`input [width-1:0] muxin_d;`
113			`output [width-1:0] muxout;`
114			`output [width-1:0] muxreg;`
115			`output muxreg_valid;`
116
117			`//`
118			`// Internal wires and regs`
119			`//`
120			`reg [width-1:0] muxout;`
121			`reg [width-1:0] muxreg;`
122			`reg muxreg_valid;`
123
124			`//`
125			`// Registered output from the write-back multiplexer`
126			`//`
127			`always @(posedge clk or posedge rst) begin`
128			`if (rst) begin`
129			`muxreg <= #1 32'd0;`
130			`muxreg_valid <= #1 1'b0;`
131			`end`
132			`else if (!wb_freeze) begin`
133			`muxreg <= #1 muxout;`
134			`muxreg_valid <= #1 rfwb_op[0];`
135			`end`
136			`end`
137
138			`//`
139			`// Write-back multiplexer`
140			`//`
141			`always @(muxin_a or muxin_b or muxin_c or muxin_d or rfwb_op) begin`
142			`ifdef OR1200_ADDITIONAL_SYNOPSYS_DIRECTIVES
143			case(rfwb_op[`OR1200_RFWBOP_WIDTH-1:1]) // synopsys parallel_case infer_mux
144			`else
145			case(rfwb_op[`OR1200_RFWBOP_WIDTH-1:1]) // synopsys parallel_case
146			`endif
147			`2'b00: muxout = muxin_a;`
148			`2'b01: begin`
149			`muxout = muxin_b;`
150			`ifdef OR1200_VERBOSE
151			`// synopsys translate_off`
152			`$display(" WBMUX: muxin_b %h", muxin_b);`
153			`// synopsys translate_on`
154			`endif
155			`end`
156			`2'b10: begin`
157			`muxout = muxin_c;`
158			`ifdef OR1200_VERBOSE
159			`// synopsys translate_off`
160			`$display(" WBMUX: muxin_c %h", muxin_c);`
161			`// synopsys translate_on`
162			`endif
163			`end`
164			`2'b11: begin`
165			`muxout = muxin_d + 32'h8;`
166			`ifdef OR1200_VERBOSE
167			`// synopsys translate_off`
168			`$display(" WBMUX: muxin_d %h", muxin_d + 4'h8);`
169			`// synopsys translate_on`
170			`endif
171			`end`
172			`endcase`
173			`end`
174
175			`endmodule`

Browse

Tools

Subversion Repositories openriscdevboard

[/] [openriscdevboard/] [trunk/] [cyc2-openrisc/] [rtl/] [or1200/] [or1200_wbmux.v] - Blame information for rev 2