URL https://opencores.org/ocsvn/or1200_hp/or1200_hp/trunk

Subversion Repositories or1200_hp

[/] [or1200_hp/] [trunk/] [rtl/] [rtl_orig/] [verilog/] [or1200_ic_ram.v] - Blame information for rev 2

Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  OR1200's IC RAMs                                            ////
////                                                              ////
////  This file is part of the OpenRISC 1200 project              ////
////  http://www.opencores.org/cores/or1k/                        ////
////                                                              ////
////  Description                                                 ////
////  Instantiation of Instruction cache data rams                ////
////                                                              ////
////  To Do:                                                      ////
////   - make it smaller and faster                               ////
////                                                              ////
////  Author(s):                                                  ////
////      - Damjan Lampret, lampret@opencores.org                 ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.5  2004/04/08 11:00:46  simont
// Add support for 512B instruction cache.
//
// Revision 1.4  2004/04/05 08:29:57  lampret
// Merged branch_qmem into main tree.
//
// Revision 1.2.4.1  2003/12/09 11:46:48  simons
// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.
//
// Revision 1.2  2002/10/17 20:04:40  lampret
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
//
// Revision 1.1  2002/01/03 08:16:15  lampret
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
//
// Revision 1.9  2001/10/21 17:57:16  lampret
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
//
// Revision 1.8  2001/10/14 13:12:09  lampret
// MP3 version.
//
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
// no message
//
// Revision 1.3  2001/08/09 13:39:33  lampret
// Major clean-up.
//
// Revision 1.2  2001/07/22 03:31:54  lampret
// Fixed RAM's oen bug. Cache bypass under development.
//
// Revision 1.1  2001/07/20 00:46:03  lampret
// Development version of RTL. Libraries are missing.
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "or1200_defines.v"
 
module or1200_ic_ram(
        // Clock and reset
        clk, rst,
 
`ifdef OR1200_BIST
        // RAM BIST
        mbist_si_i, mbist_so_o, mbist_ctrl_i,
`endif
 
        // Internal i/f
        addr, en, we, datain, dataout
);
 
parameter dw = `OR1200_OPERAND_WIDTH;
parameter aw = `OR1200_ICINDX;
 
//
// I/O
//
input                           clk;
input                           rst;
input   [aw-1:0]         addr;
input                           en;
input   [3:0]                    we;
input   [dw-1:0]         datain;
output  [dw-1:0]         dataout;
 
`ifdef OR1200_BIST
//
// RAM BIST
//
input mbist_si_i;
input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
output mbist_so_o;
`endif
 
`ifdef OR1200_NO_IC
 
//
// Insn cache not implemented
//
assign dataout = {dw{1'b0}};
`ifdef OR1200_BIST
assign mbist_so_o = mbist_si_i;
`endif
 
`else
 
`ifdef OR1200_RAM_MODELS_VIRTEX
 
//
//      Non-generic FPGA model instantiations
//
 
 
wire en_wire;
wire [0 : 0] we_wire;
wire [10 : 0] addr_wire;
wire [31 : 0] datain_wire;
 
assign en_wire = en;
assign we_wire = we[0];
assign addr_wire = addr;
assign datain_wire = datain;
 
ic_ram_sub ic_ram0 (
        .clka(clk),
        .ena(en_wire),
        .wea(we_wire), // Bus [0 : 0] 
        .addra(addr_wire), // Bus [10 : 0] 
        .dina(datain_wire), // Bus [31 : 0] 
        .clkb(clk),
        .addrb(addr_wire),
        .doutb(dataout)); // Bus [31 : 0] 
 
`else
 
//
// Instantiation of IC RAM block
//
`ifdef OR1200_IC_1W_512B
or1200_spram_128x32 ic_ram0(
`endif
`ifdef OR1200_IC_1W_4KB
or1200_spram_1024x32 ic_ram0(
`endif
`ifdef OR1200_IC_1W_8KB
or1200_spram_2048x32 ic_ram0(
`endif
`ifdef OR1200_BIST
        // RAM BIST
        .mbist_si_i(mbist_si_i),
        .mbist_so_o(mbist_so_o),
        .mbist_ctrl_i(mbist_ctrl_i),
`endif
        .clk(clk),
        .rst(rst),
        .ce(en),
        .we(we[0]),
        .oe(1'b1),
        .addr(addr),
        .di(datain),
        .doq(dataout)
);
 
`endif
`endif
 
endmodule
 

Line No.	Rev	Author	Line
1	2	tobil	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// OR1200's IC RAMs ////`
4			`//// ////`
5			`//// This file is part of the OpenRISC 1200 project ////`
6			`//// http://www.opencores.org/cores/or1k/ ////`
7			`//// ////`
8			`//// Description ////`
9			`//// Instantiation of Instruction cache data rams ////`
10			`//// ////`
11			`//// To Do: ////`
12			`//// - make it smaller and faster ////`
13			`//// ////`
14			`//// Author(s): ////`
15			`//// - Damjan Lampret, lampret@opencores.org ////`
16			`//// ////`
17			`//////////////////////////////////////////////////////////////////////`
18			`//// ////`
19			`//// Copyright (C) 2000 Authors and OPENCORES.ORG ////`
20			`//// ////`
21			`//// This source file may be used and distributed without ////`
22			`//// restriction provided that this copyright statement is not ////`
23			`//// removed from the file and that any derivative work contains ////`
24			`//// the original copyright notice and the associated disclaimer. ////`
25			`//// ////`
26			`//// This source file is free software; you can redistribute it ////`
27			`//// and/or modify it under the terms of the GNU Lesser General ////`
28			`//// Public License as published by the Free Software Foundation; ////`
29			`//// either version 2.1 of the License, or (at your option) any ////`
30			`//// later version. ////`
31			`//// ////`
32			`//// This source is distributed in the hope that it will be ////`
33			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
34			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
35			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
36			`//// details. ////`
37			`//// ////`
38			`//// You should have received a copy of the GNU Lesser General ////`
39			`//// Public License along with this source; if not, download it ////`
40			`//// from http://www.opencores.org/lgpl.shtml ////`
41			`//// ////`
42			`//////////////////////////////////////////////////////////////////////`
43			`//`
44			`// CVS Revision History`
45			`//`
46			`// $Log: not supported by cvs2svn $`
47			`// Revision 1.5 2004/04/08 11:00:46 simont`
48			`// Add support for 512B instruction cache.`
49			`//`
50			`// Revision 1.4 2004/04/05 08:29:57 lampret`
51			`// Merged branch_qmem into main tree.`
52			`//`
53			`// Revision 1.2.4.1 2003/12/09 11:46:48 simons`
54			`// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.`
55			`//`
56			`// Revision 1.2 2002/10/17 20:04:40 lampret`
57			`// Added BIST scan. Special VS RAMs need to be used to implement BIST.`
58			`//`
59			`// Revision 1.1 2002/01/03 08:16:15 lampret`
60			`// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.`
61			`//`
62			`// Revision 1.9 2001/10/21 17:57:16 lampret`
63			`// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.`
64			`//`
65			`// Revision 1.8 2001/10/14 13:12:09 lampret`
66			`// MP3 version.`
67			`//`
68			`// Revision 1.1.1.1 2001/10/06 10:18:36 igorm`
69			`// no message`
70			`//`
71			`// Revision 1.3 2001/08/09 13:39:33 lampret`
72			`// Major clean-up.`
73			`//`
74			`// Revision 1.2 2001/07/22 03:31:54 lampret`
75			`// Fixed RAM's oen bug. Cache bypass under development.`
76			`//`
77			`// Revision 1.1 2001/07/20 00:46:03 lampret`
78			`// Development version of RTL. Libraries are missing.`
79			`//`
80			`//`
81
82			`// synopsys translate_off`
83			`include "timescale.v"
84			`// synopsys translate_on`
85			`include "or1200_defines.v"
86
87			`module or1200_ic_ram(`
88			`// Clock and reset`
89			`clk, rst,`
90
91			`ifdef OR1200_BIST
92			`// RAM BIST`
93			`mbist_si_i, mbist_so_o, mbist_ctrl_i,`
94			`endif
95
96			`// Internal i/f`
97			`addr, en, we, datain, dataout`
98			`);`
99
100			parameter dw = `OR1200_OPERAND_WIDTH;
101			parameter aw = `OR1200_ICINDX;
102
103			`//`
104			`// I/O`
105			`//`
106			`input clk;`
107			`input rst;`
108			`input [aw-1:0] addr;`
109			`input en;`
110			`input [3:0] we;`
111			`input [dw-1:0] datain;`
112			`output [dw-1:0] dataout;`
113
114			`ifdef OR1200_BIST
115			`//`
116			`// RAM BIST`
117			`//`
118			`input mbist_si_i;`
119			input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
120			`output mbist_so_o;`
121			`endif
122
123			`ifdef OR1200_NO_IC
124
125			`//`
126			`// Insn cache not implemented`
127			`//`
128			`assign dataout = {dw{1'b0}};`
129			`ifdef OR1200_BIST
130			`assign mbist_so_o = mbist_si_i;`
131			`endif
132
133			`else
134
135			`ifdef OR1200_RAM_MODELS_VIRTEX
136
137			`//`
138			`// Non-generic FPGA model instantiations`
139			`//`
140
141
142			`wire en_wire;`
143			`wire [0 : 0] we_wire;`
144			`wire [10 : 0] addr_wire;`
145			`wire [31 : 0] datain_wire;`
146
147			`assign en_wire = en;`
148			`assign we_wire = we[0];`
149			`assign addr_wire = addr;`
150			`assign datain_wire = datain;`
151
152			`ic_ram_sub ic_ram0 (`
153			`.clka(clk),`
154			`.ena(en_wire),`
155			`.wea(we_wire), // Bus [0 : 0]`
156			`.addra(addr_wire), // Bus [10 : 0]`
157			`.dina(datain_wire), // Bus [31 : 0]`
158			`.clkb(clk),`
159			`.addrb(addr_wire),`
160			`.doutb(dataout)); // Bus [31 : 0]`
161
162			`else
163
164			`//`
165			`// Instantiation of IC RAM block`
166			`//`
167			`ifdef OR1200_IC_1W_512B
168			`or1200_spram_128x32 ic_ram0(`
169			`endif
170			`ifdef OR1200_IC_1W_4KB
171			`or1200_spram_1024x32 ic_ram0(`
172			`endif
173			`ifdef OR1200_IC_1W_8KB
174			`or1200_spram_2048x32 ic_ram0(`
175			`endif
176			`ifdef OR1200_BIST
177			`// RAM BIST`
178			`.mbist_si_i(mbist_si_i),`
179			`.mbist_so_o(mbist_so_o),`
180			`.mbist_ctrl_i(mbist_ctrl_i),`
181			`endif
182			`.clk(clk),`
183			`.rst(rst),`
184			`.ce(en),`
185			`.we(we[0]),`
186			`.oe(1'b1),`
187			`.addr(addr),`
188			`.di(datain),`
189			`.doq(dataout)`
190			`);`
191
192			`endif
193			`endif
194
195			`endmodule`
196

Browse

Tools

Subversion Repositories or1200_hp

[/] [or1200_hp/] [trunk/] [rtl/] [rtl_orig/] [verilog/] [or1200_ic_ram.v] - Blame information for rev 2