| 1 |
21 |
qaztronic |
C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_tfifo.v {1 {vlog -work uart16550 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_tfifo.v
|
| 2 |
|
|
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
|
| 3 |
|
|
-- Compiling module uart_tfifo
|
| 4 |
|
|
|
| 5 |
|
|
Top level modules:
|
| 6 |
|
|
uart_tfifo
|
| 7 |
|
|
|
| 8 |
|
|
} {} {}} C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_sync_flops.v {1 {vlog -work uart16550 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_sync_flops.v
|
| 9 |
|
|
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
|
| 10 |
|
|
-- Compiling module uart_sync_flops
|
| 11 |
|
|
|
| 12 |
|
|
Top level modules:
|
| 13 |
|
|
uart_sync_flops
|
| 14 |
|
|
|
| 15 |
|
|
} {} {}} C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/raminfr.v {1 {vlog -work uart16550 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/raminfr.v
|
| 16 |
|
|
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
|
| 17 |
|
|
-- Compiling module raminfr
|
| 18 |
|
|
|
| 19 |
|
|
Top level modules:
|
| 20 |
|
|
raminfr
|
| 21 |
|
|
|
| 22 |
|
|
} {} {}} C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_transmitter.v {1 {vlog -work uart16550 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_transmitter.v
|
| 23 |
|
|
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
|
| 24 |
|
|
-- Compiling module uart_transmitter
|
| 25 |
|
|
|
| 26 |
|
|
Top level modules:
|
| 27 |
|
|
uart_transmitter
|
| 28 |
|
|
|
| 29 |
|
|
} {} {}} C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_regs.v {1 {vlog -work uart16550 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_regs.v
|
| 30 |
|
|
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
|
| 31 |
|
|
-- Compiling module uart_regs
|
| 32 |
|
|
|
| 33 |
|
|
Top level modules:
|
| 34 |
|
|
uart_regs
|
| 35 |
|
|
|
| 36 |
|
|
} {} {}} C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_receiver.v {1 {vlog -work uart16550 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_receiver.v
|
| 37 |
|
|
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
|
| 38 |
|
|
-- Compiling module uart_receiver
|
| 39 |
|
|
|
| 40 |
|
|
Top level modules:
|
| 41 |
|
|
uart_receiver
|
| 42 |
|
|
|
| 43 |
|
|
} {} {}} C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_debug_if.v {1 {vlog -work uart16550 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_debug_if.v
|
| 44 |
|
|
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
|
| 45 |
|
|
-- Compiling module uart_debug_if
|
| 46 |
|
|
|
| 47 |
|
|
Top level modules:
|
| 48 |
|
|
uart_debug_if
|
| 49 |
|
|
|
| 50 |
|
|
} {} {}} C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_wb.v {1 {vlog -work uart16550 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_wb.v
|
| 51 |
|
|
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
|
| 52 |
|
|
-- Compiling module uart_wb
|
| 53 |
|
|
|
| 54 |
|
|
Top level modules:
|
| 55 |
|
|
uart_wb
|
| 56 |
|
|
|
| 57 |
|
|
} {} {}} C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_rfifo.v {1 {vlog -work uart16550 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_rfifo.v
|
| 58 |
|
|
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
|
| 59 |
|
|
-- Compiling module uart_rfifo
|
| 60 |
|
|
|
| 61 |
|
|
Top level modules:
|
| 62 |
|
|
uart_rfifo
|
| 63 |
|
|
|
| 64 |
|
|
} {} {}} C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_top.v {1 {vlog -work uart16550 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/uart16550/rtl/verilog/uart_top.v
|
| 65 |
|
|
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
|
| 66 |
|
|
-- Compiling module uart_top
|
| 67 |
|
|
|
| 68 |
|
|
Top level modules:
|
| 69 |
|
|
uart_top
|
| 70 |
|
|
|
| 71 |
|
|
} {} {}}
|
