OpenCores
URL https://opencores.org/ocsvn/or1200_soc/or1200_soc/trunk

Subversion Repositories or1200_soc

[/] [or1200_soc/] [trunk/] [src/] [soc_mem_bank_2.v] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 qaztronic
 
2
 
3
 
4
module soc_mem_bank_2(
5
                              input   [31:0]  mem_data_i,
6
                              output  [31:0]  mem_data_o,
7
                              input   [31:0]  mem_addr_i,
8
                              input   [3:0]   mem_sel_i,
9
                              input           mem_we_i,
10
                              input           mem_cyc_i,
11
                              input           mem_stb_i,
12
                              output          mem_ack_o,
13
                              output          mem_err_o,
14
                              output          mem_rty_o,
15
 
16
                              input           mem_clk_i,
17
                              input           mem_rst_i
18
                            );
19
 
20
 
21
  //---------------------------------------------------
22
  // outputs
23
  assign mem_data_o = 32'h1bad_c0de;
24
  assign mem_ack_o = mem_cyc_i & mem_stb_i;
25
  assign mem_err_o = 1'b0;
26
  assign mem_rty_o = 1'b0;
27
 
28
endmodule
29
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.