OpenCores
URL https://opencores.org/ocsvn/or1200_soc/or1200_soc/trunk

Subversion Repositories or1200_soc

[/] [or1200_soc/] [trunk/] [src/] [soc_peripherals.v] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 qaztronic
 
2
 
3
 
4
module soc_peripherals(
5
                      input   [31:0]  peri_data_i,
6
                      output  [31:0]  peri_data_o,
7
                      input   [31:0]  peri_addr_i,
8
                      input   [3:0]   peri_sel_i,
9
                      input           peri_we_i,
10
                      input           peri_cyc_i,
11
                      input           peri_stb_i,
12
                      output          peri_ack_o,
13
                      output          peri_err_o,
14
                      output          peri_rty_o,
15
 
16
                      output          uart_txd_0,
17
                      input           uart_rxd_0,
18
 
19
                      input           peri_clk_i,
20
                      input           peri_rst_i
21
                    );
22
 
23
 
24
  //---------------------------------------------------
25
  // uart_0
26
  uart_top
27
    i_uart_top(
28
                .wb_clk_i(peri_clk_i),
29
                .wb_rst_i(peri_rst_i),
30
                .wb_adr_i(peri_addr_i[4:0]),
31
                .wb_dat_i(peri_data_i),
32
                .wb_dat_o(peri_data_o),
33
                .wb_we_i(peri_we_i),
34
                .wb_stb_i(peri_stb_i),
35
                .wb_cyc_i(peri_cyc_i),
36
                .wb_ack_o(peri_ack_o),
37
                .wb_sel_i(peri_sel_i),
38
 
39
                .int_o(),
40
 
41
                .stx_pad_o(uart_txd_0),
42
                .srx_pad_i(uart_rxd_0),
43
 
44
                .rts_pad_o(),
45
                .cts_pad_i(1'b0),
46
                .dtr_pad_o(),
47
                .dsr_pad_i(1'b0),
48
                .ri_pad_i(1'b0),
49
                .dcd_pad_i(1'b0)
50
              );
51
 
52
  //---------------------------------------------------
53
  // optputs
54
  assign peri_err_o = 1'b0;
55
  assign peri_rty_o = 1'b0;
56
 
57
endmodule
58
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.