OpenCores
URL https://opencores.org/ocsvn/or1200_soc/or1200_soc/trunk

Subversion Repositories or1200_soc

[/] [or1200_soc/] [trunk/] [src/] [soc_registers.v] - Blame information for rev 15

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 qaztronic
 
2
 
3
 
4
module soc_registers(
5
                      input   [31:0]  reg_data_i,
6
                      output  [31:0]  reg_data_o,
7
                      input   [31:0]  reg_addr_i,
8
                      input   [3:0]   reg_sel_i,
9
                      input           reg_we_i,
10
                      input           reg_cyc_i,
11
                      input           reg_stb_i,
12
                      output          reg_ack_o,
13
                      output          reg_err_o,
14
                      output          reg_rty_o,
15
 
16
                      input           reg_clk_i,
17
                      input           reg_rst_i
18
                    );
19
 
20
 
21
  //---------------------------------------------------
22
  // outputs
23
  assign reg_data_o = 32'h1bad_c0de;
24
  assign reg_ack_o = reg_cyc_i & reg_stb_i;
25
  assign reg_err_o = 1'b0;
26
  assign reg_rty_o = 1'b0;
27
 
28
endmodule
29
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.