OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [mp3/] [lib/] [xilinx/] [coregen/] [coregen.prj] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 266 lampret
#Xilinx CORE Generator 3.1i_ip_update3: Project Manager (Do not edit)
2
#Mon Aug 20 00:52:10 PDT 2001
3
synchronous_dram_controller|nmi_electronics_ltd.|xc4000+virtex+spartan2|1.0=active
4
accumulator|xilinx|virtex_all|1.0=inactive
5
c8251_programmable_communications_interface|cast_inc.|virtex+spartan2|1.0=active
6
c16450_universal_asynchronous_receiver_transmitter|cast_inc.|spartan2+virtex|1.0=active
7
accumulator|xilinx|virtex_all+virtex2|2.0=inactive
8
accumulator|xilinx|virtex_all+virtex2|3.0=inactive
9
accumulator|xilinx|virtex_all+virtex2|4.0=active
10
viewlogiclibraryalias=
11
numerically_controlled_oscillator|xilinx|xc4000_all+virtex_all|1.1=active
12
1024-pt_complex_fast_fourier_transform.|xilinx|virtex2|2.0=active
13
fast_ethernet_mac_core_evaluation_board|coreel_microsystems|xc4000|1.0=active
14
c2901_microprocessor_slice|cast_inc.|virtex+spartan2|1.0=active
15
distributed_arithmetic_fir_filter|xilinx|virtex_all+virtex2|5.0=active
16
distributed_arithmetic_fir_filter|xilinx|virtex_all+virtex2|3.0=inactive
17
distributed_arithmetic_fir_filter|xilinx|virtex_all+virtex2|4.0=inactive
18
8x8_multiplier|xilinx|xc4000_all|1.0=active
19
xilinxfamily=Virtex
20
three-input_multiplexer|xilinx|xc4000_all|1.0=active
21
ld-based_parallel_latch|xilinx|virtex_all|1.0=inactive
22
xf_des_data_encryption_standard_engine_core|memec_design_services|xc4000+spartan|1.0=active
23
asynchronous_fifo|xilinx|virtex_all+virtex2|3.0=active
24
asynchronous_fifo|xilinx|virtex_all+virtex2|2.0=inactive
25
1's_or_2's_complement|xilinx|xc4000_all|1.0=active
26
des_-_triple_des_cryptoprocessor|xentec,_inc.|virtex+spartan2|1.0=active
27
can_bus_interface|sican_microelectronics|xc4000|1.0=active
28
registered_rom|xilinx|xc4000_all|1.0=active
29
hdlc32|xilinx|virtex+spartan2|1.0=active
30
sine-cosine_look-up_table|xilinx|xc4000_all+virtex_all|1.0=inactive
31
fast_ethernet_mac_transmitter_&_receiver|coreel_microsystems|virtex+xc4000+++spartan2|1.0=active
32
gva-220_dsp_hardware_accelerator|gv_&_associates_inc.|xc4000+spartan|1.0=active
33
compact_uart|cast_inc.|virtex+spartan2|1.0=active
34
square_root|xilinx|xc4000_all|1.0=active
35
mux_slice_bufe|xilinx|virtex_all|1.0=active
36
64-pt_complex_fast_fourier_transform|xilinx|virtex|1.0=active
37
fd-based_shift_register|xilinx|virtex_all|1.0=inactive
38
asynchronous_fifo|xilinx|virtex_all|1.0=inactive
39
integrator|xilinx|xc4000_all|1.0=active
40
cascaded_integrator_comb_filter|xilinx|virtex_all+virtex2|1.0=active
41
multiply_accumulator|xilinx|virtex_all+virtex2|1.1=active
42
multiply_accumulator|xilinx|virtex_all+virtex2|1.0=inactive
43
16-pt_complex_fast_fourier_transform|xilinx|virtex|1.0=active
44
cell_assembler_(cc201)|coreel_microsystems|xc4000|1.0=active
45
interleaver-deinterleaver|cselt_s.p.a|virtex+spartan+spartan2|1.0=active
46
designflow=Verilog
47
fd-based_parallel_register|xilinx|virtex_all+virtex2|4.0=active
48
fd-based_parallel_register|xilinx|virtex_all+virtex2|3.0=inactive
49
fd-based_parallel_register|xilinx|virtex_all+virtex2|2.0=inactive
50
variable_parallel_multiplier|xilinx|virtex_all+virtex2|2.0=active
51
pci32_spartan_xl_interface|xilinx|spartan|1.0=active
52
bus_multiplexer|xilinx|virtex_all|1.0=inactive
53
bit_multiplexer|xilinx|virtex_all|1.0=inactive
54
fileversion=2
55
synchronous_fifo|xilinx|virtex_all+virtex2|1.0=inactive
56
synchronous_fifo|xilinx|virtex_all+virtex2|2.0=active
57
twos_complementer|xilinx|virtex_all+virtex2|4.0=active
58
twos_complementer|xilinx|virtex_all+virtex2|3.0=inactive
59
twos_complementer|xilinx|virtex_all+virtex2|2.0=inactive
60
dual_port_block_memory|xilinx|virtex2+virtex_all|3.0=inactive
61
dual_port_block_memory|xilinx|virtex2+virtex_all|3.1=active
62
sine-cosine_look-up_table|xilinx|virtex_all+virtex2|3.0=active
63
parallel_to_serial_converter|xilinx|xc4000_all|1.0=active
64
256-pt_complex_fast_fourier_transform.|xilinx|virtex2|2.0=active
65
sine-cosine_look-up_table|xilinx|virtex_all|2.1=inactive
66
sine-cosine_look-up_table|xilinx|virtex_all|2.0=inactive
67
block_memory_dual_port_virtex_ii|xilinx|virtex2|2.0=active
68
ima-32_inverse_multiplexer_for_atm|applied_telecom,_inc.|xc4000+virtex|1.0=active
69
arbiter|cselt_s.p.a|virtex+spartan+spartan2|1.0=active
70
iss_adpcm|integrated_silicon_systems,_ltd.|virtex+spartan2|1.0=active
71
xilinx_pci64_plus_64-bit_design_kit|xilinx|virtex|1.0=active
72
32_point_parameterisable_complex_fast_fourier_transform|xilinx|virtex_all+virtex|1.0=active
73
busformat=BusFormatParen
74
vtoolsd_windows_device_driver_development_kit|xilinx|xc4000+spartan|1.0=active
75
utopia_level-3_atm_transmitter|xentec,_inc.|virtex|1.0=active
76
utopia_level-3_phy_transmitter|xentec,_inc.|virtex|1.0=active
77
dvb_satellite_modulator_core|memec_design_services|virtex|1.0=active
78
xilinx_reed-solomon_encoder|xilinx|virtex_all+xc4000+spartan|1.0=active
79
xilinx_reed-solomon_decoder|xilinx|virtex_all+xc4000+spartan|1.0=active
80
symmetric_16_deep_time_skew_buffer|xilinx|xc4000_all|1.0=active
81
twos_complementer|xilinx|virtex_all|1.0=inactive
82
pci32_virtex_interface|xilinx|virtex|1.0=active
83
mt1f_t1_framer|virtual_ip_group,_inc|xc4000|1.0=active
84
xf8279_programmable_keyboard_display_interface|memec_design_services|xc4000+spartan|1.0=active
85
adpcm32|xilinx|virtex+spartan2|1.0=active
86
distributed_memory|xilinx|virtex_all+virtex2|2.0=inactive
87
distributed_memory|xilinx|virtex_all+virtex2|3.0=inactive
88
distributed_memory|xilinx|virtex_all+virtex2|4.0=active
89
pci32_spartan_interface|xilinx|spartan|1.0=active
90
binary_counter|xilinx|virtex_all|1.0=inactive
91
iss_reed-solomon_encoder|integrated_silicon_systems,_ltd.|virtex+xc4000+spartan+spartan2|1.0=active
92
iss_reed-solomon_decoder|integrated_silicon_systems,_ltd.|virtex+xc4000+spartan+spartan2|1.0=active
93
direct_digital_synthesizer|xilinx|virtex_all+virtex2|3.0=active
94
v8-urisc_8-bit_risc_microprocessor|vautomation|xc4000|1.0=active
95
multiplexer_slice_buft|xilinx|virtex_all+virtex2|2.0=inactive
96
multiplexer_slice_bufe|xilinx|virtex_all+virtex2|2.0=inactive
97
multiplexer_slice_buft|xilinx|virtex_all+virtex2|3.0=inactive
98
multiplexer_slice_bufe|xilinx|virtex_all+virtex2|3.0=inactive
99
multiplexer_slice_buft|xilinx|virtex_all+virtex2|4.0=active
100
multiplexer_slice_bufe|xilinx|virtex_all+virtex2|4.0=active
101
gva-270_virtex-e_dsp_hardware_accelerator|gv_&_associates_inc.|virtex|1.0=active
102
registered_scaled_adder|xilinx|xc4000_all|1.0=active
103
bit_gate|xilinx|virtex_all|1.0=inactive
104
bus_gate|xilinx|virtex_all|1.0=inactive
105
ycrcb_to_rgb|perigee_llc|xc4000|1.0=active
106
parallel_multiplier_-_area_optimized|xilinx|xc4000_all|1.0=active
107
cell_delineation_(cc200)|coreel_microsystems|xc4000|1.0=active
108
d80530_microcontroller|cast_inc.|virtex|1.0=active
109
pipelined_delay_element|xilinx|xc4000_all|1.0=active
110
ram-based_shift_register|xilinx|virtex_all+virtex2|4.0=active
111
ram-based_shift_register|xilinx|virtex_all+virtex2|3.0=inactive
112
ram-based_shift_register|xilinx|virtex_all+virtex2|2.0=inactive
113
non-pipelined_constant_coefficient_multiplier|xilinx|xc4000_all|1.0=active
114
utopia_slave_(cc143s)|coreel_microsystems|virtex+xc4000+spartan+spartan2|1.0=active
115
distributed_sample_scrambler|cselt_s.p.a|virtex+spartan+spartan2|1.0=active
116
flip805x-pr_core|dolphin_integration|virtex+spartan2|1.0=active
117
noisy_transmission_channel_model|cselt_s.p.a|virtex+spartan+spartan2|1.0=active
118
m8259_programmable_interrupt_controller|virtual_ip_group,_inc|xc4000+spartan|1.0=active
119
des_cryptoprocessor|xentec,_inc.|virtex+spartan2|1.0=active
120
decode_8b/10b|xilinx|virtex_all+virtex2|2.0=active
121
decode_8b/10b|xilinx|virtex_all+virtex2|1.0=inactive
122
single_port_block_memory|xilinx|virtex_all+virtex2|3.1=active
123
single_port_block_memory|xilinx|virtex_all+virtex2|3.0=inactive
124
register|xilinx|xc4000_all|1.0=active
125
simulationoutputproducts=Verilog
126
pci32_spartan-ii_interface|xilinx|spartan2|1.0=active
127
sda_fir_filter|xilinx|xc4000_all|1.0=active
128
arc_32-bit_configurable_risc_processor|arc_cores|virtex+spartan2|1.0=active
129
microprocessor-based_core_evaluation_card|nmi_electronics_ltd.|xc4000|1.0=active
130
multiplier|xilinx|virtex_all+virtex2|3.0=active
131
multiplier|xilinx|virtex_all+virtex2|2.0=inactive
132
dynamic_constant_coefficient_multiplier|xilinx|virtex_all|1.0=inactive
133
non-symmetric_32_deep_time_skew_buffer|xilinx|xc4000_all|1.0=active
134
corelibraryid=996502259468
135
m16450_universal_asynchronous_receiver/transmitter|virtual_ip_group,_inc|xc4000+spartan|1.0=active
136
pipelined_divider|xilinx|xc4000_all+virtex_all+virtex2|2.0=active
137
adder_subtracter|xilinx|virtex_all+virtex2|4.0=active
138
adder_subtracter|xilinx|virtex_all+virtex2|3.0=inactive
139
adder_subtracter|xilinx|virtex_all+virtex2|2.0=inactive
140
200_mhz_sdram_controller|rapid_prototypes,_inc.|xc4000+virtex+spartan2|1.0=active
141
xf8255_programmable_peripheral_interface|memec_design_services|xc4000+spartan|1.0=active
142
12x12_multiplier|xilinx|xc4000_all|1.0=active
143
viterbi_decoder|cselt_s.p.a|virtex+spartan+spartan2|1.0=active
144
encode_8b/10b|xilinx|virtex_all+virtex2|1.0=active
145
m8254_programmable_timer|virtual_ip_group,_inc|virtex+spartan+spartan2|1.0=active
146
xf8250_asynchronous_communication_core(uart)|memec_design_services|xc4000+spartan|1.0=active
147
single-channel_xf-hdlc_controller|memec_design_services|xc4000+spartan+virtex+spartan2|1.0=active
148
fd-based_shift_register|xilinx|virtex_all+virtex2|4.0=active
149
fd-based_shift_register|xilinx|virtex_all+virtex2|3.0=inactive
150
fd-based_shift_register|xilinx|virtex_all+virtex2|2.0=inactive
151
distributed_memory|xilinx|virtex_all|1.0=inactive
152
crc10_generator_&_verifier_(cc-130)|coreel_microsystems|xc4000+spartan|1.0=active
153
crc32_generator_&_verifier_(cc-131)|coreel_microsystems|xc4000+spartan|1.0=active
154
registered_loadable_adder|xilinx|xc4000_all|1.0=active
155
compact_version_of_d80530_microcontroller|cast_inc.|virtex|1.0=active
156
registered_subtracter|xilinx|xc4000_all|1.0=active
157
256-pt_complex_fast_fourier_transform|xilinx|virtex|1.0=active
158
gva-100_dsp_prototyping_platform|gv_&_associates_inc.|xc4000|1.0=active
159
xilinx_pci64/66_virtex_interface|xilinx|virtex|1.0=active
160
utopia_master_(cc140f)|coreel_microsystems|xc4000|1.0=active
161
utopia_level-3_phy_receiver|xentec,_inc.|virtex|1.0=active
162
utopia_level-3_atm_receiver|xentec,_inc.|virtex|1.0=active
163
memec_reed-solomon_encoder|memec_design_services|xc4000+virtex+spartan+spartan2|1.0=active
164
1024-pt_complex_fast_fourier_transform|xilinx|virtex|1.0=active
165
gva-250_virtex_dsp_hardware_accelerator|gv_&_associates_inc.|virtex|1.0=active
166
bit_multiplexer|xilinx|virtex_all+virtex2|2.0=inactive
167
bus_multiplexer|xilinx|virtex_all+virtex2|2.0=inactive
168
bit_multiplexer|xilinx|virtex_all+virtex2|3.0=inactive
169
bus_multiplexer|xilinx|virtex_all+virtex2|3.0=inactive
170
bit_multiplexer|xilinx|virtex_all+virtex2|4.0=active
171
bus_multiplexer|xilinx|virtex_all+virtex2|4.0=active
172
adder_subtracter|xilinx|virtex_all|1.0=inactive
173
dynamic_constant_coefficient_multiplier|xilinx|virtex_all+virtex2|2.0=active
174
flowvendor=Exemplar
175
registered_loadable_subtracter|xilinx|xc4000_all|1.0=active
176
two-input_multiplexer|xilinx|xc4000_all|1.0=active
177
variable_parallel_multiplier|xilinx|virtex_all|1.0=inactive
178
registered_dualport_ram|xilinx|xc4000_all|1.0=active
179
registered_serial_adder|xilinx|xc4000_all|1.0=active
180
distributed_sample_descrambler|cselt_s.p.a|virtex+spartan+spartan2|1.0=active
181
xf8256_multifunction_microprocessor_support_controller|memec_design_services|xc4000+spartan|1.0=active
182
c8259a_programmable_interrupt_controller|cast_inc.|virtex+spartan2|1.0=active
183
dct-idct_forward_and_inverse_discrete_cosine_transform|xentec,_inc.|virtex+spartan2|1.0=active
184
multiplexer_slice_buft|xilinx|virtex_all|1.0=inactive
185
dual_channel_numerically_controlled_oscillator|xilinx|xc4000_all+virtex_all|1.1=active
186
comparator|xilinx|virtex_all|1.0=inactive
187
registered_singleport_ram|xilinx|xc4000_all|1.0=active
188
gva-200a_dsp_hardware_accelerator|gv_&_associates_inc.|xc4000+spartan|1.0=active
189
registered_adder|xilinx|xc4000_all|1.0=active
190
64-pt_complex_fast_fourier_transform.|xilinx|virtex2|2.0=active
191
utopia_slave_(cc141)|coreel_microsystems|xc4000|1.0=active
192
rgb2ycrcb_color_space_converter|perigee_llc|xc4000+spartan+virtex+spartan2|1.0=active
193
bus_gate|xilinx|virtex_all+virtex2|4.0=active
194
bit_gate|xilinx|virtex_all+virtex2|4.0=active
195
bus_gate|xilinx|virtex_all+virtex2|3.0=inactive
196
bit_gate|xilinx|virtex_all+virtex2|3.0=inactive
197
bus_gate|xilinx|virtex_all+virtex2|2.0=inactive
198
bit_gate|xilinx|virtex_all+virtex2|2.0=inactive
199
fd-based_parallel_register|xilinx|virtex_all|1.0=inactive
200
binary_decoder|xilinx|virtex_all|1.0=inactive
201
distributed_arithmetic_fir_filter|xilinx|virtex_all|1.0=inactive
202
binary_counter|xilinx|virtex_all+virtex2|2.0=inactive
203
binary_counter|xilinx|virtex_all+virtex2|3.0=inactive
204
binary_counter|xilinx|virtex_all+virtex2|4.0=active
205
scaled_by_one-half_accumulator|xilinx|xc4000_all|1.0=active
206
block_memory_single_port_virtex_ii|xilinx|virtex2|2.0=active
207
pci64/66_spartan-ii_interface|xilinx|spartan2|1.0=active
208
pipelined_divider|xilinx|xc4000_all+virtex_all|1.0=inactive
209
ppp8_hdlc|coreel_microsystems|xc4000+virtex+spartan2|1.0=active
210
parallel_distributed_arithmetic_fir_filter|xilinx|xc4000_all|1.0=active
211
bit_bus_gate|xilinx|virtex_all+virtex2|2.0=inactive
212
bit_bus_gate|xilinx|virtex_all+virtex2|3.0=inactive
213
bit_bus_gate|xilinx|virtex_all+virtex2|4.0=active
214
m16550a_universal_asynchronous_receiver/transmitter_with_fifos|virtual_ip_group,_inc|xc4000+spartan|1.0=active
215
single_port_block_memory|xilinx|virtex+spartan2|1.0=inactive
216
jpeg_codec|xentec,_inc.|virtex|1.0=active
217
non-symmetric_16_deep_time_skew_buffer|xilinx|xc4000_all|1.0=active
218
c8255a_peripheral_interface|cast_inc.|virtex+spartan2|1.0=active
219
c16550_universal_asynchronous_receiver_transmitter_with_fifos|cast_inc.|spartan2+virtex|1.0=active
220
pipelined_constant_coefficient_multiplier|xilinx|xc4000_all|1.0=active
221
bit_correlator|xilinx|virtex_all+virtex2|2.0=active
222
convolutional_encoder|cselt_s.p.a|virtex+spartan+spartan2|1.0=active
223
16-pt_complex_fast_fourier_transform.|xilinx|virtex2|2.0=active
224
utopia_level-2_phy_side_rx_interface|cselt_s.p.a|virtex+spartan+spartan2|1.0=active
225
utopia_level-2_phy_side_tx_interface|cselt_s.p.a|virtex+spartan+spartan2|1.0=active
226
hdlc1|xilinx|virtex+spartan2|1.0=active
227
longitudinal_time_code_generator|deltatec|xc4000+virtex|1.0=active
228
m8237_dma_controller|virtual_ip_group,_inc|xc4000|1.0=active
229
ycrcb2rgb_color_space_converter|perigee_llc|xc4000+spartan+virtex+spartan2|1.0=active
230
xf-twsi_two-wire_serial_interface_master|memec_design_services|xc4000+spartan|1.0=active
231
ld-based_parallel_latch|xilinx|virtex_all+virtex2|4.0=active
232
ld-based_parallel_latch|xilinx|virtex_all+virtex2|3.0=inactive
233
ld-based_parallel_latch|xilinx|virtex_all+virtex2|2.0=inactive
234
c6850_asynchronous_communications_interface_adapter|cast_inc.|spartan2+virtex|1.0=active
235
synchronous_fifo|xilinx|xc4000_all|1.0=inactive
236
four-input_multiplexer|xilinx|xc4000_all|1.0=active
237
m8255_programmable_peripheral_interface|virtual_ip_group,_inc|virtex+spartan+spartan2|1.0=active
238
dual_port_block_memory|xilinx|virtex+spartan2|1.0=inactive
239
ima-8_inverse_multiplexer_for_atm|applied_telecom,_inc.|spartan2|1.0=active
240
content_addressable_memory|xilinx|virtex_all+virtex2|1.0=active
241
c2910a_microprogram_controller|cast_inc.|virtex+xc4000+spartan|1.0=active
242
binary_decoder|xilinx|virtex_all+virtex2|2.0=inactive
243
binary_decoder|xilinx|virtex_all+virtex2|3.0=inactive
244
binary_decoder|xilinx|virtex_all+virtex2|4.0=active
245
comb_filter|xilinx|xc4000_all|1.0=active
246
8051_compatible_high-speed_8-bit_risc_microcontroller|cast_inc.|virtex|1.0=active
247
ram-based_shift_register|xilinx|virtex_all|1.0=inactive
248
xf-twsi-ms_two-wire_serial_interface_master-slave|memec_design_services|virtex+spartan2+xc4000+spartan|1.0=active
249
comparator|xilinx|virtex_all+virtex2|2.0=inactive
250
comparator|xilinx|virtex_all+virtex2|3.0=inactive
251
comparator|xilinx|virtex_all+virtex2|4.0=active
252
memec_reed-solomon_decoder|memec_design_services|virtex+xc4000+spartan2|1.0=active
253
intellicore_prototyping_system|vautomation|xc4000|1.0=active
254
bit_bus_gate|xilinx|virtex_all|1.0=inactive
255
direct_digital_synthesizer|xilinx|virtex_all|2.0=inactive

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.