OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [mp3/] [lib/] [xilinx/] [unisims/] [FDP.v] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 266 lampret
// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/FDP.v,v 1.1.1.1 2001-11-04 18:59:47 lampret Exp $
2
 
3
/*
4
 
5
FUNCTION        : D-FLIP-FLOP with async preset
6
 
7
*/
8
 
9
`timescale  100 ps / 10 ps
10
 
11
`celldefine
12
 
13
module FDP (Q, C, D, PRE);
14
 
15
    parameter cds_action = "ignore";
16
    parameter INIT = 1'b1;
17
 
18
    output Q;
19
    reg    q_out;
20
 
21
    input  C, D, PRE;
22
 
23
    tri0 GSR = glbl.GSR;
24
 
25
    buf B1 (Q, q_out);
26
 
27
        always @(GSR or PRE)
28
            if (GSR)
29
                assign q_out = INIT;
30
            else if (PRE)
31
                assign q_out = 1;
32
            else
33
                deassign q_out;
34
 
35
        always @(posedge C)
36
            q_out <= D;
37
 
38
    specify
39
        (posedge PRE => (Q +: 1'b1)) = (1, 1);
40
        if (!PRE)
41
            (posedge C => (Q +: D)) = (1, 1);
42
    endspecify
43
 
44
endmodule
45
 
46
`endcelldefine

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.