URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [mp3/] [lib/] [xilinx/] [unisims/] [IBUFG_HSTL_IV.v] - Blame information for rev 1765

Details | Compare with Previous | View Log


// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/IBUFG_HSTL_IV.v,v 1.1.1.1 2001-11-04 18:59:48 lampret Exp $
 
/*
 
FUNCTION        : INPUT BUFFER
 
*/
 
`timescale  100 ps / 10 ps
 
`celldefine
 
module IBUFG_HSTL_IV (O, I);
 
    parameter cds_action = "ignore";
 
    output O;
 
    input  I;
 
        buf B1 (O, I);
 
    specify
        (I *> O) = (1, 1);
    endspecify
 
endmodule
 
`endcelldefine

Line No.	Rev	Author	Line
1	266	lampret	`// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/IBUFG_HSTL_IV.v,v 1.1.1.1 2001-11-04 18:59:48 lampret Exp $`
2
3			`/*`
4
5			`FUNCTION : INPUT BUFFER`
6
7			`*/`
8
9			`timescale 100 ps / 10 ps
10
11			`celldefine
12
13			`module IBUFG_HSTL_IV (O, I);`
14
15			`parameter cds_action = "ignore";`
16
17			`output O;`
18
19			`input I;`
20
21			`buf B1 (O, I);`
22
23			`specify`
24			`(I *> O) = (1, 1);`
25			`endspecify`
26
27			`endmodule`
28
29			`endcelldefine

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [mp3/] [lib/] [xilinx/] [unisims/] [IBUFG_HSTL_IV.v] - Blame information for rev 1765