OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [mp3/] [lib/] [xilinx/] [unisims/] [NAND4B4.v] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 266 lampret
// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/NAND4B4.v,v 1.1.1.1 2001-11-04 18:59:49 lampret Exp $
2
 
3
/*
4
 
5
FUNCTION        : 4-INPUT NAND GATE
6
 
7
*/
8
 
9
`timescale  100 ps / 10 ps
10
 
11
`celldefine
12
 
13
module NAND4B4 (O, I0, I1, I2, I3);
14
 
15
    parameter cds_action = "ignore";
16
 
17
    output O;
18
 
19
    input  I0, I1, I2, I3;
20
 
21
    not N3 (i3_inv, I3);
22
    not N2 (i2_inv, I2);
23
    not N1 (i1_inv, I1);
24
    not N0 (i0_inv, I0);
25
    nand A1 (O, i0_inv, i1_inv, i2_inv, i3_inv);
26
 
27
    specify
28
        (I0 *> O) = (1, 1);
29
        (I1 *> O) = (1, 1);
30
        (I2 *> O) = (1, 1);
31
        (I3 *> O) = (1, 1);
32
    endspecify
33
 
34
endmodule
35
 
36
`endcelldefine

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.