URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [mp3/] [lib/] [xilinx/] [unisims/] [RAMB4_S2_S8.v] - Blame information for rev 1765

Details | Compare with Previous | View Log


// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/RAMB4_S2_S8.v,v 1.1.1.1 2001-11-04 18:59:59 lampret Exp $
 
/*
 
FUNCTION        : 4x2x8 Block RAM with synchronous write capability
 
*/
 
`timescale  100 ps / 10 ps
 
`celldefine
 
module RAMB4_S2_S8 (DOA, DOB, ADDRA, CLKA, DIA, ENA, RSTA, WEA, ADDRB, CLKB, DIB, ENB, RSTB, WEB);
 
    parameter cds_action = "ignore";
 
    parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;
 
    output [1:0] DOA;
    reg [1:0] doa_out;
    wire doa_out0, doa_out1;
 
    input [10:0] ADDRA;
    input [1:0] DIA;
    input ENA, CLKA, WEA, RSTA;
 
    output [7:0] DOB;
    reg [7:0] dob_out;
    wire dob_out0, dob_out1, dob_out2, dob_out3, dob_out4, dob_out5, dob_out6, dob_out7;
 
    input [8:0] ADDRB;
    input [7:0] DIB;
    input ENB, CLKB, WEB, RSTB;
 
    reg [4095:0] mem;
    reg [8:0] count;
 
    reg [5:0] mi, mj, ai, aj, bi, bj, ci, cj;
 
    wire [10:0] addra_int;
    wire [1:0] dia_int;
    wire ena_int, clka_int, wea_int, rsta_int;
    wire [8:0] addrb_int;
    wire [7:0] dib_int;
    wire enb_int, clkb_int, web_int, rstb_int;
 
    reg recovery_a, recovery_b;
    reg address_collision;
 
    wire clka_enable = ena_int && wea_int && enb_int && address_collision;
    wire clkb_enable = enb_int && web_int && ena_int && address_collision;
    wire collision = clka_enable || clkb_enable;
 
    tri0 GSR = glbl.GSR;
 
    always @(GSR)
        if (GSR) begin
            assign doa_out = 0;
        end
        else begin
            deassign doa_out;
        end
 
    always @(GSR)
        if (GSR) begin
            assign dob_out = 0;
        end
        else begin
            deassign dob_out;
        end
 
    buf b_doa_out0 (doa_out0, doa_out[0]);
    buf b_doa_out1 (doa_out1, doa_out[1]);
    buf b_dob_out0 (dob_out0, dob_out[0]);
    buf b_dob_out1 (dob_out1, dob_out[1]);
    buf b_dob_out2 (dob_out2, dob_out[2]);
    buf b_dob_out3 (dob_out3, dob_out[3]);
    buf b_dob_out4 (dob_out4, dob_out[4]);
    buf b_dob_out5 (dob_out5, dob_out[5]);
    buf b_dob_out6 (dob_out6, dob_out[6]);
    buf b_dob_out7 (dob_out7, dob_out[7]);
    buf b_doa0 (DOA[0], doa_out0);
    buf b_doa1 (DOA[1], doa_out1);
    buf b_dob0 (DOB[0], dob_out0);
    buf b_dob1 (DOB[1], dob_out1);
    buf b_dob2 (DOB[2], dob_out2);
    buf b_dob3 (DOB[3], dob_out3);
    buf b_dob4 (DOB[4], dob_out4);
    buf b_dob5 (DOB[5], dob_out5);
    buf b_dob6 (DOB[6], dob_out6);
    buf b_dob7 (DOB[7], dob_out7);
    buf b_addra_0 (addra_int[0], ADDRA[0]);
    buf b_addra_1 (addra_int[1], ADDRA[1]);
    buf b_addra_2 (addra_int[2], ADDRA[2]);
    buf b_addra_3 (addra_int[3], ADDRA[3]);
    buf b_addra_4 (addra_int[4], ADDRA[4]);
    buf b_addra_5 (addra_int[5], ADDRA[5]);
    buf b_addra_6 (addra_int[6], ADDRA[6]);
    buf b_addra_7 (addra_int[7], ADDRA[7]);
    buf b_addra_8 (addra_int[8], ADDRA[8]);
    buf b_addra_9 (addra_int[9], ADDRA[9]);
    buf b_addra_10 (addra_int[10], ADDRA[10]);
    buf b_dia_0 (dia_int[0], DIA[0]);
    buf b_dia_1 (dia_int[1], DIA[1]);
    buf b_clka (clka_int, CLKA);
    buf b_ena (ena_int, ENA);
    buf b_rsta (rsta_int, RSTA);
    buf b_wea (wea_int, WEA);
    buf b_addrb_0 (addrb_int[0], ADDRB[0]);
    buf b_addrb_1 (addrb_int[1], ADDRB[1]);
    buf b_addrb_2 (addrb_int[2], ADDRB[2]);
    buf b_addrb_3 (addrb_int[3], ADDRB[3]);
    buf b_addrb_4 (addrb_int[4], ADDRB[4]);
    buf b_addrb_5 (addrb_int[5], ADDRB[5]);
    buf b_addrb_6 (addrb_int[6], ADDRB[6]);
    buf b_addrb_7 (addrb_int[7], ADDRB[7]);
    buf b_addrb_8 (addrb_int[8], ADDRB[8]);
    buf b_dib_0 (dib_int[0], DIB[0]);
    buf b_dib_1 (dib_int[1], DIB[1]);
    buf b_dib_2 (dib_int[2], DIB[2]);
    buf b_dib_3 (dib_int[3], DIB[3]);
    buf b_dib_4 (dib_int[4], DIB[4]);
    buf b_dib_5 (dib_int[5], DIB[5]);
    buf b_dib_6 (dib_int[6], DIB[6]);
    buf b_dib_7 (dib_int[7], DIB[7]);
    buf b_clkb (clkb_int, CLKB);
    buf b_enb (enb_int, ENB);
    buf b_rstb (rstb_int, RSTB);
    buf b_web (web_int, WEB);
 
    initial begin
        for (count = 0; count < 256; count = count + 1) begin
            mem[count]            <= INIT_00[count];
            mem[256 * 1 + count]  <= INIT_01[count];
            mem[256 * 2 + count]  <= INIT_02[count];
            mem[256 * 3 + count]  <= INIT_03[count];
            mem[256 * 4 + count]  <= INIT_04[count];
            mem[256 * 5 + count]  <= INIT_05[count];
            mem[256 * 6 + count]  <= INIT_06[count];
            mem[256 * 7 + count]  <= INIT_07[count];
            mem[256 * 8 + count]  <= INIT_08[count];
            mem[256 * 9 + count]  <= INIT_09[count];
            mem[256 * 10 + count] <= INIT_0A[count];
            mem[256 * 11 + count] <= INIT_0B[count];
            mem[256 * 12 + count] <= INIT_0C[count];
            mem[256 * 13 + count] <= INIT_0D[count];
            mem[256 * 14 + count] <= INIT_0E[count];
            mem[256 * 15 + count] <= INIT_0F[count];
        end
        recovery_a <= 0;
        recovery_b <= 0;
    end
 
    always @(addra_int or addrb_int) begin
        address_collision <= 1'b0;
        for (ci = 0; ci < 2; ci = ci + 1) begin
            for (cj = 0; cj < 8; cj = cj + 1) begin
                if ((addra_int * 2 + ci) == (addrb_int * 8 + cj)) begin
                    address_collision <= 1'b1;
                end
            end
        end
    end
 
    always @(posedge recovery_a or posedge recovery_b) begin
        if (wea_int == 1 && web_int == 1) begin
            for (mi = 0; mi < 2; mi = mi + 1) begin
                for (mj = 0; mj < 8; mj = mj + 1) begin
                    if ((addra_int * 2 + mi) == (addrb_int * 8 + mj)) begin
                        mem[addra_int * 2 + mi] <= 1'bX;
                    end
                end
            end
        end
        recovery_a <= 0;
        recovery_b <= 0;
    end
 
    always @(posedge recovery_a or posedge recovery_b) begin
        if (web_int == 1 && rsta_int == 0) begin
            for (ai = 0; ai < 2; ai = ai + 1) begin
                for (aj = 0; aj < 8; aj = aj + 1) begin
                    if ((addra_int * 2 + ai) == (addrb_int * 8 + aj)) begin
                        doa_out[ai] <= 1'bX;
                    end
                end
            end
        end
    end
 
    always @(posedge recovery_a or posedge recovery_b) begin
        if (wea_int == 1 && rstb_int == 0) begin
            for (bi = 0; bi < 2; bi = bi + 1) begin
                for (bj = 0; bj < 8; bj = bj + 1) begin
                    if ((addra_int * 2 + bi) == (addrb_int * 8 + bj)) begin
                        dob_out[bj] <= 1'bX;
                    end
                end
            end
        end
    end
 
    always @(posedge clka_int) begin
        if (ena_int == 1'b1) begin
            if (rsta_int == 1'b1) begin
                doa_out[0] <= 0;
                doa_out[1] <= 0;
            end
            else if (wea_int == 0) begin
                doa_out[0] <= mem[addra_int * 2 + 0];
                doa_out[1] <= mem[addra_int * 2 + 1];
            end
            else begin
                doa_out[0] <= dia_int[0];
                doa_out[1] <= dia_int[1];
            end
        end
    end
 
    always @(posedge clka_int) begin
        if (ena_int == 1'b1 && wea_int == 1'b1) begin
            mem[addra_int * 2 + 0] <= dia_int[0];
            mem[addra_int * 2 + 1] <= dia_int[1];
        end
    end
 
    always @(posedge clkb_int) begin
        if (enb_int == 1'b1) begin
            if (rstb_int == 1'b1) begin
                dob_out[0] <= 0;
                dob_out[1] <= 0;
                dob_out[2] <= 0;
                dob_out[3] <= 0;
                dob_out[4] <= 0;
                dob_out[5] <= 0;
                dob_out[6] <= 0;
                dob_out[7] <= 0;
            end
            else if (web_int == 0) begin
                dob_out[0] <= mem[addrb_int * 8 + 0];
                dob_out[1] <= mem[addrb_int * 8 + 1];
                dob_out[2] <= mem[addrb_int * 8 + 2];
                dob_out[3] <= mem[addrb_int * 8 + 3];
                dob_out[4] <= mem[addrb_int * 8 + 4];
                dob_out[5] <= mem[addrb_int * 8 + 5];
                dob_out[6] <= mem[addrb_int * 8 + 6];
                dob_out[7] <= mem[addrb_int * 8 + 7];
            end
            else begin
                dob_out[0] <= dib_int[0];
                dob_out[1] <= dib_int[1];
                dob_out[2] <= dib_int[2];
                dob_out[3] <= dib_int[3];
                dob_out[4] <= dib_int[4];
                dob_out[5] <= dib_int[5];
                dob_out[6] <= dib_int[6];
                dob_out[7] <= dib_int[7];
            end
        end
    end
 
    always @(posedge clkb_int) begin
        if (enb_int == 1'b1 && web_int == 1'b1) begin
            mem[addrb_int * 8 + 0] <= dib_int[0];
            mem[addrb_int * 8 + 1] <= dib_int[1];
            mem[addrb_int * 8 + 2] <= dib_int[2];
            mem[addrb_int * 8 + 3] <= dib_int[3];
            mem[addrb_int * 8 + 4] <= dib_int[4];
            mem[addrb_int * 8 + 5] <= dib_int[5];
            mem[addrb_int * 8 + 6] <= dib_int[6];
            mem[addrb_int * 8 + 7] <= dib_int[7];
        end
    end
 
    specify
        (CLKA *> DOA) = (1, 1);
        (CLKB *> DOB) = (1, 1);
        $recovery (posedge CLKB, posedge CLKA &&& collision, 1, recovery_b);
        $recovery (posedge CLKA, posedge CLKB &&& collision, 1, recovery_a);
    endspecify
 
endmodule
 
`endcelldefine

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [mp3/] [lib/] [xilinx/] [unisims/] [RAMB4_S2_S8.v] - Blame information for rev 1765

Line No.	Rev	Author	Line
1	266	lampret	`// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/RAMB4_S2_S8.v,v 1.1.1.1 2001-11-04 18:59:59 lampret Exp $`
2
3			`/*`
4
5			`FUNCTION : 4x2x8 Block RAM with synchronous write capability`
6
7			`*/`
8
9			`timescale 100 ps / 10 ps
10
11			`celldefine
12
13			`module RAMB4_S2_S8 (DOA, DOB, ADDRA, CLKA, DIA, ENA, RSTA, WEA, ADDRB, CLKB, DIB, ENB, RSTB, WEB);`
14
15			`parameter cds_action = "ignore";`
16
17			`parameter INIT_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
18			`parameter INIT_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
19			`parameter INIT_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
20			`parameter INIT_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
21			`parameter INIT_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
22			`parameter INIT_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
23			`parameter INIT_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
24			`parameter INIT_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
25			`parameter INIT_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
26			`parameter INIT_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
27			`parameter INIT_0A = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
28			`parameter INIT_0B = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
29			`parameter INIT_0C = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
30			`parameter INIT_0D = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
31			`parameter INIT_0E = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
32			`parameter INIT_0F = 256'h0000000000000000000000000000000000000000000000000000000000000000;`
33
34			`output [1:0] DOA;`
35			`reg [1:0] doa_out;`
36			`wire doa_out0, doa_out1;`
37
38			`input [10:0] ADDRA;`
39			`input [1:0] DIA;`
40			`input ENA, CLKA, WEA, RSTA;`
41
42			`output [7:0] DOB;`
43			`reg [7:0] dob_out;`
44			`wire dob_out0, dob_out1, dob_out2, dob_out3, dob_out4, dob_out5, dob_out6, dob_out7;`
45
46			`input [8:0] ADDRB;`
47			`input [7:0] DIB;`
48			`input ENB, CLKB, WEB, RSTB;`
49
50			`reg [4095:0] mem;`
51			`reg [8:0] count;`
52
53			`reg [5:0] mi, mj, ai, aj, bi, bj, ci, cj;`
54
55			`wire [10:0] addra_int;`
56			`wire [1:0] dia_int;`
57			`wire ena_int, clka_int, wea_int, rsta_int;`
58			`wire [8:0] addrb_int;`
59			`wire [7:0] dib_int;`
60			`wire enb_int, clkb_int, web_int, rstb_int;`
61
62			`reg recovery_a, recovery_b;`
63			`reg address_collision;`
64
65			`wire clka_enable = ena_int && wea_int && enb_int && address_collision;`
66			`wire clkb_enable = enb_int && web_int && ena_int && address_collision;`
67			`wire collision = clka_enable \|\| clkb_enable;`
68
69			`tri0 GSR = glbl.GSR;`
70
71			`always @(GSR)`
72			`if (GSR) begin`
73			`assign doa_out = 0;`
74			`end`
75			`else begin`
76			`deassign doa_out;`
77			`end`
78
79			`always @(GSR)`
80			`if (GSR) begin`
81			`assign dob_out = 0;`
82			`end`
83			`else begin`
84			`deassign dob_out;`
85			`end`
86
87			`buf b_doa_out0 (doa_out0, doa_out[0]);`
88			`buf b_doa_out1 (doa_out1, doa_out[1]);`
89			`buf b_dob_out0 (dob_out0, dob_out[0]);`
90			`buf b_dob_out1 (dob_out1, dob_out[1]);`
91			`buf b_dob_out2 (dob_out2, dob_out[2]);`
92			`buf b_dob_out3 (dob_out3, dob_out[3]);`
93			`buf b_dob_out4 (dob_out4, dob_out[4]);`
94			`buf b_dob_out5 (dob_out5, dob_out[5]);`
95			`buf b_dob_out6 (dob_out6, dob_out[6]);`
96			`buf b_dob_out7 (dob_out7, dob_out[7]);`
97			`buf b_doa0 (DOA[0], doa_out0);`
98			`buf b_doa1 (DOA[1], doa_out1);`
99			`buf b_dob0 (DOB[0], dob_out0);`
100			`buf b_dob1 (DOB[1], dob_out1);`
101			`buf b_dob2 (DOB[2], dob_out2);`
102			`buf b_dob3 (DOB[3], dob_out3);`
103			`buf b_dob4 (DOB[4], dob_out4);`
104			`buf b_dob5 (DOB[5], dob_out5);`
105			`buf b_dob6 (DOB[6], dob_out6);`
106			`buf b_dob7 (DOB[7], dob_out7);`
107			`buf b_addra_0 (addra_int[0], ADDRA[0]);`
108			`buf b_addra_1 (addra_int[1], ADDRA[1]);`
109			`buf b_addra_2 (addra_int[2], ADDRA[2]);`
110			`buf b_addra_3 (addra_int[3], ADDRA[3]);`
111			`buf b_addra_4 (addra_int[4], ADDRA[4]);`
112			`buf b_addra_5 (addra_int[5], ADDRA[5]);`
113			`buf b_addra_6 (addra_int[6], ADDRA[6]);`
114			`buf b_addra_7 (addra_int[7], ADDRA[7]);`
115			`buf b_addra_8 (addra_int[8], ADDRA[8]);`
116			`buf b_addra_9 (addra_int[9], ADDRA[9]);`
117			`buf b_addra_10 (addra_int[10], ADDRA[10]);`
118			`buf b_dia_0 (dia_int[0], DIA[0]);`
119			`buf b_dia_1 (dia_int[1], DIA[1]);`
120			`buf b_clka (clka_int, CLKA);`
121			`buf b_ena (ena_int, ENA);`
122			`buf b_rsta (rsta_int, RSTA);`
123			`buf b_wea (wea_int, WEA);`
124			`buf b_addrb_0 (addrb_int[0], ADDRB[0]);`
125			`buf b_addrb_1 (addrb_int[1], ADDRB[1]);`
126			`buf b_addrb_2 (addrb_int[2], ADDRB[2]);`
127			`buf b_addrb_3 (addrb_int[3], ADDRB[3]);`
128			`buf b_addrb_4 (addrb_int[4], ADDRB[4]);`
129			`buf b_addrb_5 (addrb_int[5], ADDRB[5]);`
130			`buf b_addrb_6 (addrb_int[6], ADDRB[6]);`
131			`buf b_addrb_7 (addrb_int[7], ADDRB[7]);`
132			`buf b_addrb_8 (addrb_int[8], ADDRB[8]);`
133			`buf b_dib_0 (dib_int[0], DIB[0]);`
134			`buf b_dib_1 (dib_int[1], DIB[1]);`
135			`buf b_dib_2 (dib_int[2], DIB[2]);`
136			`buf b_dib_3 (dib_int[3], DIB[3]);`
137			`buf b_dib_4 (dib_int[4], DIB[4]);`
138			`buf b_dib_5 (dib_int[5], DIB[5]);`
139			`buf b_dib_6 (dib_int[6], DIB[6]);`
140			`buf b_dib_7 (dib_int[7], DIB[7]);`
141			`buf b_clkb (clkb_int, CLKB);`
142			`buf b_enb (enb_int, ENB);`
143			`buf b_rstb (rstb_int, RSTB);`
144			`buf b_web (web_int, WEB);`
145
146			`initial begin`
147			`for (count = 0; count < 256; count = count + 1) begin`
148			`mem[count] <= INIT_00[count];`
149			`mem[256 * 1 + count] <= INIT_01[count];`
150			`mem[256 * 2 + count] <= INIT_02[count];`
151			`mem[256 * 3 + count] <= INIT_03[count];`
152			`mem[256 * 4 + count] <= INIT_04[count];`
153			`mem[256 * 5 + count] <= INIT_05[count];`
154			`mem[256 * 6 + count] <= INIT_06[count];`
155			`mem[256 * 7 + count] <= INIT_07[count];`
156			`mem[256 * 8 + count] <= INIT_08[count];`
157			`mem[256 * 9 + count] <= INIT_09[count];`
158			`mem[256 * 10 + count] <= INIT_0A[count];`
159			`mem[256 * 11 + count] <= INIT_0B[count];`
160			`mem[256 * 12 + count] <= INIT_0C[count];`
161			`mem[256 * 13 + count] <= INIT_0D[count];`
162			`mem[256 * 14 + count] <= INIT_0E[count];`
163			`mem[256 * 15 + count] <= INIT_0F[count];`
164			`end`
165			`recovery_a <= 0;`
166			`recovery_b <= 0;`
167			`end`
168
169			`always @(addra_int or addrb_int) begin`
170			`address_collision <= 1'b0;`
171			`for (ci = 0; ci < 2; ci = ci + 1) begin`
172			`for (cj = 0; cj < 8; cj = cj + 1) begin`
173			`if ((addra_int * 2 + ci) == (addrb_int * 8 + cj)) begin`
174			`address_collision <= 1'b1;`
175			`end`
176			`end`
177			`end`
178			`end`
179
180			`always @(posedge recovery_a or posedge recovery_b) begin`
181			`if (wea_int == 1 && web_int == 1) begin`
182			`for (mi = 0; mi < 2; mi = mi + 1) begin`
183			`for (mj = 0; mj < 8; mj = mj + 1) begin`
184			`if ((addra_int * 2 + mi) == (addrb_int * 8 + mj)) begin`
185			`mem[addra_int * 2 + mi] <= 1'bX;`
186			`end`
187			`end`
188			`end`
189			`end`
190			`recovery_a <= 0;`
191			`recovery_b <= 0;`
192			`end`
193
194			`always @(posedge recovery_a or posedge recovery_b) begin`
195			`if (web_int == 1 && rsta_int == 0) begin`
196			`for (ai = 0; ai < 2; ai = ai + 1) begin`
197			`for (aj = 0; aj < 8; aj = aj + 1) begin`
198			`if ((addra_int * 2 + ai) == (addrb_int * 8 + aj)) begin`
199			`doa_out[ai] <= 1'bX;`
200			`end`
201			`end`
202			`end`
203			`end`
204			`end`
205
206			`always @(posedge recovery_a or posedge recovery_b) begin`
207			`if (wea_int == 1 && rstb_int == 0) begin`
208			`for (bi = 0; bi < 2; bi = bi + 1) begin`
209			`for (bj = 0; bj < 8; bj = bj + 1) begin`
210			`if ((addra_int * 2 + bi) == (addrb_int * 8 + bj)) begin`
211			`dob_out[bj] <= 1'bX;`
212			`end`
213			`end`
214			`end`
215			`end`
216			`end`
217
218			`always @(posedge clka_int) begin`
219			`if (ena_int == 1'b1) begin`
220			`if (rsta_int == 1'b1) begin`
221			`doa_out[0] <= 0;`
222			`doa_out[1] <= 0;`
223			`end`
224			`else if (wea_int == 0) begin`
225			`doa_out[0] <= mem[addra_int * 2 + 0];`
226			`doa_out[1] <= mem[addra_int * 2 + 1];`
227			`end`
228			`else begin`
229			`doa_out[0] <= dia_int[0];`
230			`doa_out[1] <= dia_int[1];`
231			`end`
232			`end`
233			`end`
234
235			`always @(posedge clka_int) begin`
236			`if (ena_int == 1'b1 && wea_int == 1'b1) begin`
237			`mem[addra_int * 2 + 0] <= dia_int[0];`
238			`mem[addra_int * 2 + 1] <= dia_int[1];`
239			`end`
240			`end`
241
242			`always @(posedge clkb_int) begin`
243			`if (enb_int == 1'b1) begin`
244			`if (rstb_int == 1'b1) begin`
245			`dob_out[0] <= 0;`
246			`dob_out[1] <= 0;`
247			`dob_out[2] <= 0;`
248			`dob_out[3] <= 0;`
249			`dob_out[4] <= 0;`
250			`dob_out[5] <= 0;`
251			`dob_out[6] <= 0;`
252			`dob_out[7] <= 0;`
253			`end`
254			`else if (web_int == 0) begin`
255			`dob_out[0] <= mem[addrb_int * 8 + 0];`
256			`dob_out[1] <= mem[addrb_int * 8 + 1];`
257			`dob_out[2] <= mem[addrb_int * 8 + 2];`
258			`dob_out[3] <= mem[addrb_int * 8 + 3];`
259			`dob_out[4] <= mem[addrb_int * 8 + 4];`
260			`dob_out[5] <= mem[addrb_int * 8 + 5];`
261			`dob_out[6] <= mem[addrb_int * 8 + 6];`
262			`dob_out[7] <= mem[addrb_int * 8 + 7];`
263			`end`
264			`else begin`
265			`dob_out[0] <= dib_int[0];`
266			`dob_out[1] <= dib_int[1];`
267			`dob_out[2] <= dib_int[2];`
268			`dob_out[3] <= dib_int[3];`
269			`dob_out[4] <= dib_int[4];`
270			`dob_out[5] <= dib_int[5];`
271			`dob_out[6] <= dib_int[6];`
272			`dob_out[7] <= dib_int[7];`
273			`end`
274			`end`
275			`end`
276
277			`always @(posedge clkb_int) begin`
278			`if (enb_int == 1'b1 && web_int == 1'b1) begin`
279			`mem[addrb_int * 8 + 0] <= dib_int[0];`
280			`mem[addrb_int * 8 + 1] <= dib_int[1];`
281			`mem[addrb_int * 8 + 2] <= dib_int[2];`
282			`mem[addrb_int * 8 + 3] <= dib_int[3];`
283			`mem[addrb_int * 8 + 4] <= dib_int[4];`
284			`mem[addrb_int * 8 + 5] <= dib_int[5];`
285			`mem[addrb_int * 8 + 6] <= dib_int[6];`
286			`mem[addrb_int * 8 + 7] <= dib_int[7];`
287			`end`
288			`end`
289
290			`specify`
291			`(CLKA *> DOA) = (1, 1);`
292			`(CLKB *> DOB) = (1, 1);`
293			`$recovery (posedge CLKB, posedge CLKA &&& collision, 1, recovery_b);`
294			`$recovery (posedge CLKA, posedge CLKB &&& collision, 1, recovery_a);`
295			`endspecify`
296
297			`endmodule`
298
299			`endcelldefine