URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [or1200/] [rtl/] [verilog/] [reg2mem.v] - Blame information for rev 1778

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  OR1200's reg2mem aligner                                    ////
////                                                              ////
////  This file is part of the OpenRISC 1200 project              ////
////  http://www.opencores.org/cores/or1k/                        ////
////                                                              ////
////  Description                                                 ////
////  Aligns register data to memory alignment.                   ////
////                                                              ////
////  To Do:                                                      ////
////   - make it smaller and faster                               ////
////                                                              ////
////  Author(s):                                                  ////
////      - Damjan Lampret, lampret@opencores.org                 ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.8  2001/10/19 23:28:46  lampret
// Fixed some synthesis warnings. Configured with caches and MMUs.
//
// Revision 1.7  2001/10/14 13:12:10  lampret
// MP3 version.
//
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
// no message
//
// Revision 1.2  2001/08/09 13:39:33  lampret
// Major clean-up.
//
// Revision 1.1  2001/07/20 00:46:21  lampret
// Development version of RTL. Libraries are missing.
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "defines.v"
 
module reg2mem(addr, lsu_op, regdata, memdata);
 
parameter width = `OPERAND_WIDTH;
 
//
// I/O
//
input   [1:0]                    addr;
input   [`LSUOP_WIDTH-1:0]       lsu_op;
input   [width-1:0]              regdata;
output  [width-1:0]              memdata;
 
//
// Internal regs and wires
//
reg     [7:0]                    memdata_hh;
reg     [7:0]                    memdata_hl;
reg     [7:0]                    memdata_lh;
reg     [7:0]                    memdata_ll;
 
assign memdata = {memdata_hh, memdata_hl, memdata_lh, memdata_ll};
 
//
// Mux to memdata[31:24]
//
always @(lsu_op or addr or regdata) begin
        casex({lsu_op, addr[1:0]})       // synopsys full_case parallel_case
                {`LSUOP_SB, 2'b00} : memdata_hh = regdata[7:0];
                {`LSUOP_SH, 2'b00} : memdata_hh = regdata[15:8];
                default : memdata_hh = regdata[31:24];
        endcase
end
 
//
// Mux to memdata[23:16]
//
always @(lsu_op or addr or regdata) begin
        casex({lsu_op, addr[1:0]})       // synopsys full_case parallel_case
                {`LSUOP_SW, 2'b00} : memdata_hl = regdata[23:16];
                default : memdata_hl = regdata[7:0];
        endcase
end
 
//
// Mux to memdata[15:8]
//
always @(lsu_op or addr or regdata) begin
        casex({lsu_op, addr[1:0]})       // synopsys full_case parallel_case
                {`LSUOP_SB, 2'b10} : memdata_lh = regdata[7:0];
                default : memdata_lh = regdata[15:8];
        endcase
end
 
//
// Mux to memdata[7:0]
//
always @(regdata)
        memdata_ll = regdata[7:0];
 
endmodule

Line No.	Rev	Author	Line
1	218	lampret	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// OR1200's reg2mem aligner ////`
4			`//// ////`
5			`//// This file is part of the OpenRISC 1200 project ////`
6			`//// http://www.opencores.org/cores/or1k/ ////`
7			`//// ////`
8			`//// Description ////`
9			`//// Aligns register data to memory alignment. ////`
10			`//// ////`
11			`//// To Do: ////`
12			`//// - make it smaller and faster ////`
13			`//// ////`
14			`//// Author(s): ////`
15			`//// - Damjan Lampret, lampret@opencores.org ////`
16			`//// ////`
17			`//////////////////////////////////////////////////////////////////////`
18			`//// ////`
19			`//// Copyright (C) 2000 Authors and OPENCORES.ORG ////`
20			`//// ////`
21			`//// This source file may be used and distributed without ////`
22			`//// restriction provided that this copyright statement is not ////`
23			`//// removed from the file and that any derivative work contains ////`
24			`//// the original copyright notice and the associated disclaimer. ////`
25			`//// ////`
26			`//// This source file is free software; you can redistribute it ////`
27			`//// and/or modify it under the terms of the GNU Lesser General ////`
28			`//// Public License as published by the Free Software Foundation; ////`
29			`//// either version 2.1 of the License, or (at your option) any ////`
30			`//// later version. ////`
31			`//// ////`
32			`//// This source is distributed in the hope that it will be ////`
33			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
34			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
35			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
36			`//// details. ////`
37			`//// ////`
38			`//// You should have received a copy of the GNU Lesser General ////`
39			`//// Public License along with this source; if not, download it ////`
40			`//// from http://www.opencores.org/lgpl.shtml ////`
41			`//// ////`
42			`//////////////////////////////////////////////////////////////////////`
43			`//`
44			`// CVS Revision History`
45			`//`
46	217	lampret	`// $Log: not supported by cvs2svn $`
47	218	lampret	`// Revision 1.8 2001/10/19 23:28:46 lampret`
48			`// Fixed some synthesis warnings. Configured with caches and MMUs.`
49			`//`
50	217	lampret	`// Revision 1.7 2001/10/14 13:12:10 lampret`
51			`// MP3 version.`
52	218	lampret	`//`
53			`// Revision 1.1.1.1 2001/10/06 10:18:36 igorm`
54			`// no message`
55			`//`
56			`// Revision 1.2 2001/08/09 13:39:33 lampret`
57			`// Major clean-up.`
58			`//`
59			`// Revision 1.1 2001/07/20 00:46:21 lampret`
60			`// Development version of RTL. Libraries are missing.`
61			`//`
62			`//`
63	217	lampret
64	218	lampret	`// synopsys translate_off`
65			`include "timescale.v"
66			`// synopsys translate_on`
67			`include "defines.v"
68
69			`module reg2mem(addr, lsu_op, regdata, memdata);`
70
71			parameter width = `OPERAND_WIDTH;
72
73			`//`
74			`// I/O`
75			`//`
76			`input [1:0] addr;`
77			input [`LSUOP_WIDTH-1:0] lsu_op;
78			`input [width-1:0] regdata;`
79			`output [width-1:0] memdata;`
80
81			`//`
82			`// Internal regs and wires`
83			`//`
84			`reg [7:0] memdata_hh;`
85			`reg [7:0] memdata_hl;`
86			`reg [7:0] memdata_lh;`
87			`reg [7:0] memdata_ll;`
88
89	217	lampret	`assign memdata = {memdata_hh, memdata_hl, memdata_lh, memdata_ll};`
90
91	218	lampret	`//`
92			`// Mux to memdata[31:24]`
93			`//`
94			`always @(lsu_op or addr or regdata) begin`
95			`casex({lsu_op, addr[1:0]}) // synopsys full_case parallel_case`
96			{`LSUOP_SB, 2'b00} : memdata_hh = regdata[7:0];
97			{`LSUOP_SH, 2'b00} : memdata_hh = regdata[15:8];
98			`default : memdata_hh = regdata[31:24];`
99			`endcase`
100			`end`
101
102			`//`
103			`// Mux to memdata[23:16]`
104			`//`
105			`always @(lsu_op or addr or regdata) begin`
106			`casex({lsu_op, addr[1:0]}) // synopsys full_case parallel_case`
107			{`LSUOP_SW, 2'b00} : memdata_hl = regdata[23:16];
108			`default : memdata_hl = regdata[7:0];`
109			`endcase`
110			`end`
111
112			`//`
113			`// Mux to memdata[15:8]`
114			`//`
115			`always @(lsu_op or addr or regdata) begin`
116			`casex({lsu_op, addr[1:0]}) // synopsys full_case parallel_case`
117			{`LSUOP_SB, 2'b10} : memdata_lh = regdata[7:0];
118			`default : memdata_lh = regdata[15:8];`
119			`endcase`
120			`end`
121
122			`//`
123			`// Mux to memdata[7:0]`
124			`//`
125			`always @(regdata)`
126			`memdata_ll = regdata[7:0];`
127
128			`endmodule`

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [branches/] [mp3_stable/] [or1200/] [rtl/] [verilog/] [reg2mem.v] - Blame information for rev 1778