OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [oc/] [gdb-5.0/] [gdb/] [remote-vxmips.c] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 104 markom
/* MIPS-dependent portions of the RPC protocol
2
   used with a VxWorks target
3
 
4
   Contributed by Wind River Systems.
5
 
6
   This file is part of GDB.
7
 
8
   This program is free software; you can redistribute it and/or modify
9
   it under the terms of the GNU General Public License as published by
10
   the Free Software Foundation; either version 2 of the License, or
11
   (at your option) any later version.
12
 
13
   This program is distributed in the hope that it will be useful,
14
   but WITHOUT ANY WARRANTY; without even the implied warranty of
15
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16
   GNU General Public License for more details.
17
 
18
   You should have received a copy of the GNU General Public License
19
   along with this program; if not, write to the Free Software
20
   Foundation, Inc., 59 Temple Place - Suite 330,
21
   Boston, MA 02111-1307, USA.  */
22
 
23
#include <stdio.h>
24
#include "defs.h"
25
 
26
#include "vx-share/regPacket.h"
27
#include "frame.h"
28
#include "inferior.h"
29
#include "gdb_wait.h"
30
#include "target.h"
31
#include "gdbcore.h"
32
#include "command.h"
33
#include "symtab.h"
34
#include "symfile.h"            /* for struct complaint */
35
 
36
#include "gdb_string.h"
37
#include <errno.h>
38
#include <signal.h>
39
#include <fcntl.h>
40
#include <sys/types.h>
41
#include <sys/time.h>
42
#include <sys/socket.h>
43
#include <rpc/rpc.h>
44
#include <sys/time.h>           /* UTek's <rpc/rpc.h> doesn't #incl this */
45
#include <netdb.h>
46
#include "vx-share/ptrace.h"
47
#include "vx-share/xdr_ptrace.h"
48
#include "vx-share/xdr_ld.h"
49
#include "vx-share/xdr_rdb.h"
50
#include "vx-share/dbgRpcLib.h"
51
 
52
/* get rid of value.h if possible */
53
#include <value.h>
54
#include <symtab.h>
55
 
56
/* Flag set if target has fpu */
57
 
58
extern int target_has_fp;
59
 
60
/* Generic register read/write routines in remote-vx.c.  */
61
 
62
extern void net_read_registers ();
63
extern void net_write_registers ();
64
 
65
/* Read a register or registers from the VxWorks target.
66
   REGNO is the register to read, or -1 for all; currently,
67
   it is ignored.  FIXME look at regno to improve efficiency.  */
68
 
69
void
70
vx_read_register (regno)
71
     int regno;
72
{
73
  char mips_greg_packet[MIPS_GREG_PLEN];
74
  char mips_fpreg_packet[MIPS_FPREG_PLEN];
75
 
76
  /* Get general-purpose registers.  */
77
 
78
  net_read_registers (mips_greg_packet, MIPS_GREG_PLEN, PTRACE_GETREGS);
79
 
80
  /* this code copies the registers obtained by RPC
81
     stored in a structure(s) like this :
82
 
83
     Register(s)                Offset(s)
84
     gp 0-31                    0x00
85
     hi                 0x80
86
     lo                 0x84
87
     sr                 0x88
88
     pc                 0x8c
89
 
90
     into a stucture like this:
91
 
92
     0x00       GP 0-31
93
     0x80       SR
94
     0x84       LO
95
     0x88       HI
96
     0x8C       BAD             --- Not available currently
97
     0x90       CAUSE           --- Not available currently
98
     0x94       PC
99
     0x98       FP 0-31
100
     0x118      FCSR
101
     0x11C      FIR             --- Not available currently
102
     0x120      FP              --- Not available currently
103
 
104
     structure is 0x124 (292) bytes in length */
105
 
106
  /* Copy the general registers.  */
107
 
108
  bcopy (&mips_greg_packet[MIPS_R_GP0], &registers[0], 32 * MIPS_GREG_SIZE);
109
 
110
  /* Copy SR, LO, HI, and PC.  */
111
 
112
  bcopy (&mips_greg_packet[MIPS_R_SR],
113
         &registers[REGISTER_BYTE (PS_REGNUM)], MIPS_GREG_SIZE);
114
  bcopy (&mips_greg_packet[MIPS_R_LO],
115
         &registers[REGISTER_BYTE (LO_REGNUM)], MIPS_GREG_SIZE);
116
  bcopy (&mips_greg_packet[MIPS_R_HI],
117
         &registers[REGISTER_BYTE (HI_REGNUM)], MIPS_GREG_SIZE);
118
  bcopy (&mips_greg_packet[MIPS_R_PC],
119
         &registers[REGISTER_BYTE (PC_REGNUM)], MIPS_GREG_SIZE);
120
 
121
  /* If the target has floating point registers, fetch them.
122
     Otherwise, zero the floating point register values in
123
     registers[] for good measure, even though we might not
124
     need to.  */
125
 
126
  if (target_has_fp)
127
    {
128
      net_read_registers (mips_fpreg_packet, MIPS_FPREG_PLEN,
129
                          PTRACE_GETFPREGS);
130
 
131
      /* Copy the floating point registers.  */
132
 
133
      bcopy (&mips_fpreg_packet[MIPS_R_FP0],
134
             &registers[REGISTER_BYTE (FP0_REGNUM)],
135
             REGISTER_RAW_SIZE (FP0_REGNUM) * 32);
136
 
137
      /* Copy the floating point control/status register (fpcsr).  */
138
 
139
      bcopy (&mips_fpreg_packet[MIPS_R_FPCSR],
140
             &registers[REGISTER_BYTE (FCRCS_REGNUM)],
141
             REGISTER_RAW_SIZE (FCRCS_REGNUM));
142
    }
143
  else
144
    {
145
      bzero ((char *) &registers[REGISTER_BYTE (FP0_REGNUM)],
146
             REGISTER_RAW_SIZE (FP0_REGNUM) * 32);
147
      bzero ((char *) &registers[REGISTER_BYTE (FCRCS_REGNUM)],
148
             REGISTER_RAW_SIZE (FCRCS_REGNUM));
149
    }
150
 
151
  /* Mark the register cache valid.  */
152
 
153
  registers_fetched ();
154
}
155
 
156
/* Store a register or registers into the VxWorks target.
157
   REGNO is the register to store, or -1 for all; currently,
158
   it is ignored.  FIXME look at regno to improve efficiency.  */
159
 
160
vx_write_register (regno)
161
     int regno;
162
{
163
  char mips_greg_packet[MIPS_GREG_PLEN];
164
  char mips_fpreg_packet[MIPS_FPREG_PLEN];
165
 
166
  /* Store general registers.  */
167
 
168
  bcopy (&registers[0], &mips_greg_packet[MIPS_R_GP0], 32 * MIPS_GREG_SIZE);
169
 
170
  /* Copy SR, LO, HI, and PC.  */
171
 
172
  bcopy (&registers[REGISTER_BYTE (PS_REGNUM)],
173
         &mips_greg_packet[MIPS_R_SR], MIPS_GREG_SIZE);
174
  bcopy (&registers[REGISTER_BYTE (LO_REGNUM)],
175
         &mips_greg_packet[MIPS_R_LO], MIPS_GREG_SIZE);
176
  bcopy (&registers[REGISTER_BYTE (HI_REGNUM)],
177
         &mips_greg_packet[MIPS_R_HI], MIPS_GREG_SIZE);
178
  bcopy (&registers[REGISTER_BYTE (PC_REGNUM)],
179
         &mips_greg_packet[MIPS_R_PC], MIPS_GREG_SIZE);
180
 
181
  net_write_registers (mips_greg_packet, MIPS_GREG_PLEN, PTRACE_SETREGS);
182
 
183
  /* Store floating point registers if the target has them.  */
184
 
185
  if (target_has_fp)
186
    {
187
      /* Copy the floating point data registers.  */
188
 
189
      bcopy (&registers[REGISTER_BYTE (FP0_REGNUM)],
190
             &mips_fpreg_packet[MIPS_R_FP0],
191
             REGISTER_RAW_SIZE (FP0_REGNUM) * 32);
192
 
193
      /* Copy the floating point control/status register (fpcsr).  */
194
 
195
      bcopy (&registers[REGISTER_BYTE (FCRCS_REGNUM)],
196
             &mips_fpreg_packet[MIPS_R_FPCSR],
197
             REGISTER_RAW_SIZE (FCRCS_REGNUM));
198
 
199
      net_write_registers (mips_fpreg_packet, MIPS_FPREG_PLEN,
200
                           PTRACE_SETFPREGS);
201
    }
202
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.