OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [oc/] [gdb-5.0/] [sim/] [common/] [sim-hload.c] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 106 markom
/* Generic load for hardware simulator models.
2
   Copyright (C) 1997 Free Software Foundation, Inc.
3
   Contributed by Cygnus Support.
4
 
5
This file is part of GDB, the GNU debugger.
6
 
7
This program is free software; you can redistribute it and/or modify
8
it under the terms of the GNU General Public License as published by
9
the Free Software Foundation; either version 2, or (at your option)
10
any later version.
11
 
12
This program is distributed in the hope that it will be useful,
13
but WITHOUT ANY WARRANTY; without even the implied warranty of
14
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
GNU General Public License for more details.
16
 
17
You should have received a copy of the GNU General Public License along
18
with this program; if not, write to the Free Software Foundation, Inc.,
19
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
20
 
21
#include "sim-main.h"
22
#include "bfd.h"
23
#include "sim-utils.h"
24
#include "sim-assert.h"
25
 
26
 
27
/* Generic implementation of sim_load that works with simulators
28
   modeling a hardware platform. */
29
 
30
SIM_RC
31
sim_load (sd, prog_name, prog_bfd, from_tty)
32
     SIM_DESC sd;
33
     char *prog_name;
34
     struct _bfd *prog_bfd;
35
     int from_tty;
36
{
37
  bfd *result_bfd;
38
 
39
  SIM_ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER);
40
  if (sim_analyze_program (sd, prog_name, prog_bfd) != SIM_RC_OK)
41
    return SIM_RC_FAIL;
42
  SIM_ASSERT (STATE_PROG_BFD (sd) != NULL);
43
 
44
  /* NOTE: For historical reasons, older hardware simulators
45
     incorrectly write the program sections at LMA interpreted as a
46
     virtual address.  This is still accommodated for backward
47
     compatibility reasons. */
48
 
49
  result_bfd = sim_load_file (sd, STATE_MY_NAME (sd),
50
                              STATE_CALLBACK (sd),
51
                              prog_name,
52
                              STATE_PROG_BFD (sd),
53
                              STATE_OPEN_KIND (sd) == SIM_OPEN_DEBUG,
54
                              STATE_LOAD_AT_LMA_P (sd),
55
                              sim_write);
56
  if (result_bfd == NULL)
57
    {
58
      bfd_close (STATE_PROG_BFD (sd));
59
      STATE_PROG_BFD (sd) = NULL;
60
      return SIM_RC_FAIL;
61
    }
62
  return SIM_RC_OK;
63
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.