OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [oc/] [gdb-5.0/] [sim/] [common/] [sim-resume.c] - Blame information for rev 106

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 106 markom
/* Generic simulator resume.
2
   Copyright (C) 1997 Free Software Foundation, Inc.
3
   Contributed by Cygnus Support.
4
 
5
This file is part of GDB, the GNU debugger.
6
 
7
This program is free software; you can redistribute it and/or modify
8
it under the terms of the GNU General Public License as published by
9
the Free Software Foundation; either version 2, or (at your option)
10
any later version.
11
 
12
This program is distributed in the hope that it will be useful,
13
but WITHOUT ANY WARRANTY; without even the implied warranty of
14
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
GNU General Public License for more details.
16
 
17
You should have received a copy of the GNU General Public License along
18
with this program; if not, write to the Free Software Foundation, Inc.,
19
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
20
 
21
#include "sim-main.h"
22
#include "sim-assert.h"
23
 
24
/* Halt the simulator after just one instruction */
25
 
26
static void
27
has_stepped (SIM_DESC sd,
28
             void *data)
29
{
30
  ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER);
31
  sim_engine_halt (sd, NULL, NULL, NULL_CIA, sim_stopped, SIM_SIGTRAP);
32
}
33
 
34
 
35
/* Generic resume - assumes the existance of sim_engine_run */
36
 
37
void
38
sim_resume (SIM_DESC sd,
39
            int step,
40
            int siggnal)
41
{
42
  sim_engine *engine = STATE_ENGINE (sd);
43
  jmp_buf buf;
44
  int jmpval;
45
 
46
  ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER);
47
 
48
  /* we only want to be single stepping the simulator once */
49
  if (engine->stepper != NULL)
50
    {
51
      sim_events_deschedule (sd, engine->stepper);
52
      engine->stepper = NULL;
53
    }
54
  if (step)
55
    engine->stepper = sim_events_schedule (sd, 1, has_stepped, sd);
56
 
57
  sim_module_resume (sd);
58
 
59
  /* run/resume the simulator */
60
  engine->jmpbuf = &buf;
61
  jmpval = setjmp (buf);
62
  if (jmpval == sim_engine_start_jmpval
63
      || jmpval == sim_engine_restart_jmpval)
64
    {
65
      int last_cpu_nr = sim_engine_last_cpu_nr (sd);
66
      int next_cpu_nr = sim_engine_next_cpu_nr (sd);
67
      int nr_cpus = sim_engine_nr_cpus (sd);
68
 
69
      sim_events_preprocess (sd, last_cpu_nr >= nr_cpus, next_cpu_nr >= nr_cpus);
70
      if (next_cpu_nr >= nr_cpus)
71
        next_cpu_nr = 0;
72
 
73
      /* Only deliver the siggnal ]sic] the first time through - don't
74
         re-deliver any siggnal during a restart. */
75
      if (jmpval == sim_engine_restart_jmpval)
76
        siggnal = 0;
77
 
78
#ifdef SIM_CPU_EXCEPTION_RESUME
79
      {
80
        sim_cpu* cpu = STATE_CPU (sd, next_cpu_nr);
81
        SIM_CPU_EXCEPTION_RESUME(sd, cpu, siggnal);
82
      }
83
#endif
84
 
85
      sim_engine_run (sd, next_cpu_nr, nr_cpus, siggnal);
86
    }
87
  engine->jmpbuf = NULL;
88
 
89
  sim_module_suspend (sd);
90
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.