OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [oc/] [gdb-5.0/] [sim/] [common/] [sim-run.c] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 106 markom
/* Generic simulator run.
2
   Copyright (C) 1997 Free Software Foundation, Inc.
3
   Contributed by Cygnus Support.
4
 
5
This file is part of GDB, the GNU debugger.
6
 
7
This program is free software; you can redistribute it and/or modify
8
it under the terms of the GNU General Public License as published by
9
the Free Software Foundation; either version 2, or (at your option)
10
any later version.
11
 
12
This program is distributed in the hope that it will be useful,
13
but WITHOUT ANY WARRANTY; without even the implied warranty of
14
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
GNU General Public License for more details.
16
 
17
You should have received a copy of the GNU General Public License along
18
with this program; if not, write to the Free Software Foundation, Inc.,
19
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
20
 
21
#include "sim-main.h"
22
#include "sim-assert.h"
23
 
24
/* Generic implementation of sim_engine_run that works within the
25
   sim_engine setjmp/longjmp framework. */
26
 
27
#define IMEM XCONCAT
28
 
29
void
30
sim_engine_run (SIM_DESC sd,
31
                int next_cpu_nr, /* ignore */
32
                int nr_cpus, /* ignore */
33
                int siggnal) /* ignore */
34
{
35
  sim_cia cia;
36
  sim_cpu *cpu;
37
  SIM_ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER);
38
  cpu = STATE_CPU (sd, 0);
39
  cia = CIA_GET (cpu);
40
  while (1)
41
    {
42
      instruction_word insn = IMEM32 (cia);
43
      cia = idecode_issue (sd, insn, cia);
44
      /* process any events */
45
      if (sim_events_tick (sd))
46
        {
47
          CIA_SET (cpu, cia);
48
          sim_events_process (sd);
49
        }
50
    }
51
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.