OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [oc/] [gdb-5.0/] [sim/] [fr30/] [cpu.c] - Blame information for rev 1771

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 106 markom
/* Misc. support for CPU family fr30bf.
2
 
3
THIS FILE IS MACHINE GENERATED WITH CGEN.
4
 
5
Copyright (C) 1996, 1997, 1998, 1999 Free Software Foundation, Inc.
6
 
7
This file is part of the GNU Simulators.
8
 
9
This program is free software; you can redistribute it and/or modify
10
it under the terms of the GNU General Public License as published by
11
the Free Software Foundation; either version 2, or (at your option)
12
any later version.
13
 
14
This program is distributed in the hope that it will be useful,
15
but WITHOUT ANY WARRANTY; without even the implied warranty of
16
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17
GNU General Public License for more details.
18
 
19
You should have received a copy of the GNU General Public License along
20
with this program; if not, write to the Free Software Foundation, Inc.,
21
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
22
 
23
*/
24
 
25
#define WANT_CPU fr30bf
26
#define WANT_CPU_FR30BF
27
 
28
#include "sim-main.h"
29
#include "cgen-ops.h"
30
 
31
/* Get the value of h-pc.  */
32
 
33
USI
34
fr30bf_h_pc_get (SIM_CPU *current_cpu)
35
{
36
  return CPU (h_pc);
37
}
38
 
39
/* Set a value for h-pc.  */
40
 
41
void
42
fr30bf_h_pc_set (SIM_CPU *current_cpu, USI newval)
43
{
44
  CPU (h_pc) = newval;
45
}
46
 
47
/* Get the value of h-gr.  */
48
 
49
SI
50
fr30bf_h_gr_get (SIM_CPU *current_cpu, UINT regno)
51
{
52
  return CPU (h_gr[regno]);
53
}
54
 
55
/* Set a value for h-gr.  */
56
 
57
void
58
fr30bf_h_gr_set (SIM_CPU *current_cpu, UINT regno, SI newval)
59
{
60
  CPU (h_gr[regno]) = newval;
61
}
62
 
63
/* Get the value of h-cr.  */
64
 
65
SI
66
fr30bf_h_cr_get (SIM_CPU *current_cpu, UINT regno)
67
{
68
  return CPU (h_cr[regno]);
69
}
70
 
71
/* Set a value for h-cr.  */
72
 
73
void
74
fr30bf_h_cr_set (SIM_CPU *current_cpu, UINT regno, SI newval)
75
{
76
  CPU (h_cr[regno]) = newval;
77
}
78
 
79
/* Get the value of h-dr.  */
80
 
81
SI
82
fr30bf_h_dr_get (SIM_CPU *current_cpu, UINT regno)
83
{
84
  return GET_H_DR (regno);
85
}
86
 
87
/* Set a value for h-dr.  */
88
 
89
void
90
fr30bf_h_dr_set (SIM_CPU *current_cpu, UINT regno, SI newval)
91
{
92
  SET_H_DR (regno, newval);
93
}
94
 
95
/* Get the value of h-ps.  */
96
 
97
USI
98
fr30bf_h_ps_get (SIM_CPU *current_cpu)
99
{
100
  return GET_H_PS ();
101
}
102
 
103
/* Set a value for h-ps.  */
104
 
105
void
106
fr30bf_h_ps_set (SIM_CPU *current_cpu, USI newval)
107
{
108
  SET_H_PS (newval);
109
}
110
 
111
/* Get the value of h-r13.  */
112
 
113
SI
114
fr30bf_h_r13_get (SIM_CPU *current_cpu)
115
{
116
  return CPU (h_r13);
117
}
118
 
119
/* Set a value for h-r13.  */
120
 
121
void
122
fr30bf_h_r13_set (SIM_CPU *current_cpu, SI newval)
123
{
124
  CPU (h_r13) = newval;
125
}
126
 
127
/* Get the value of h-r14.  */
128
 
129
SI
130
fr30bf_h_r14_get (SIM_CPU *current_cpu)
131
{
132
  return CPU (h_r14);
133
}
134
 
135
/* Set a value for h-r14.  */
136
 
137
void
138
fr30bf_h_r14_set (SIM_CPU *current_cpu, SI newval)
139
{
140
  CPU (h_r14) = newval;
141
}
142
 
143
/* Get the value of h-r15.  */
144
 
145
SI
146
fr30bf_h_r15_get (SIM_CPU *current_cpu)
147
{
148
  return CPU (h_r15);
149
}
150
 
151
/* Set a value for h-r15.  */
152
 
153
void
154
fr30bf_h_r15_set (SIM_CPU *current_cpu, SI newval)
155
{
156
  CPU (h_r15) = newval;
157
}
158
 
159
/* Get the value of h-nbit.  */
160
 
161
BI
162
fr30bf_h_nbit_get (SIM_CPU *current_cpu)
163
{
164
  return CPU (h_nbit);
165
}
166
 
167
/* Set a value for h-nbit.  */
168
 
169
void
170
fr30bf_h_nbit_set (SIM_CPU *current_cpu, BI newval)
171
{
172
  CPU (h_nbit) = newval;
173
}
174
 
175
/* Get the value of h-zbit.  */
176
 
177
BI
178
fr30bf_h_zbit_get (SIM_CPU *current_cpu)
179
{
180
  return CPU (h_zbit);
181
}
182
 
183
/* Set a value for h-zbit.  */
184
 
185
void
186
fr30bf_h_zbit_set (SIM_CPU *current_cpu, BI newval)
187
{
188
  CPU (h_zbit) = newval;
189
}
190
 
191
/* Get the value of h-vbit.  */
192
 
193
BI
194
fr30bf_h_vbit_get (SIM_CPU *current_cpu)
195
{
196
  return CPU (h_vbit);
197
}
198
 
199
/* Set a value for h-vbit.  */
200
 
201
void
202
fr30bf_h_vbit_set (SIM_CPU *current_cpu, BI newval)
203
{
204
  CPU (h_vbit) = newval;
205
}
206
 
207
/* Get the value of h-cbit.  */
208
 
209
BI
210
fr30bf_h_cbit_get (SIM_CPU *current_cpu)
211
{
212
  return CPU (h_cbit);
213
}
214
 
215
/* Set a value for h-cbit.  */
216
 
217
void
218
fr30bf_h_cbit_set (SIM_CPU *current_cpu, BI newval)
219
{
220
  CPU (h_cbit) = newval;
221
}
222
 
223
/* Get the value of h-ibit.  */
224
 
225
BI
226
fr30bf_h_ibit_get (SIM_CPU *current_cpu)
227
{
228
  return CPU (h_ibit);
229
}
230
 
231
/* Set a value for h-ibit.  */
232
 
233
void
234
fr30bf_h_ibit_set (SIM_CPU *current_cpu, BI newval)
235
{
236
  CPU (h_ibit) = newval;
237
}
238
 
239
/* Get the value of h-sbit.  */
240
 
241
BI
242
fr30bf_h_sbit_get (SIM_CPU *current_cpu)
243
{
244
  return GET_H_SBIT ();
245
}
246
 
247
/* Set a value for h-sbit.  */
248
 
249
void
250
fr30bf_h_sbit_set (SIM_CPU *current_cpu, BI newval)
251
{
252
  SET_H_SBIT (newval);
253
}
254
 
255
/* Get the value of h-tbit.  */
256
 
257
BI
258
fr30bf_h_tbit_get (SIM_CPU *current_cpu)
259
{
260
  return CPU (h_tbit);
261
}
262
 
263
/* Set a value for h-tbit.  */
264
 
265
void
266
fr30bf_h_tbit_set (SIM_CPU *current_cpu, BI newval)
267
{
268
  CPU (h_tbit) = newval;
269
}
270
 
271
/* Get the value of h-d0bit.  */
272
 
273
BI
274
fr30bf_h_d0bit_get (SIM_CPU *current_cpu)
275
{
276
  return CPU (h_d0bit);
277
}
278
 
279
/* Set a value for h-d0bit.  */
280
 
281
void
282
fr30bf_h_d0bit_set (SIM_CPU *current_cpu, BI newval)
283
{
284
  CPU (h_d0bit) = newval;
285
}
286
 
287
/* Get the value of h-d1bit.  */
288
 
289
BI
290
fr30bf_h_d1bit_get (SIM_CPU *current_cpu)
291
{
292
  return CPU (h_d1bit);
293
}
294
 
295
/* Set a value for h-d1bit.  */
296
 
297
void
298
fr30bf_h_d1bit_set (SIM_CPU *current_cpu, BI newval)
299
{
300
  CPU (h_d1bit) = newval;
301
}
302
 
303
/* Get the value of h-ccr.  */
304
 
305
UQI
306
fr30bf_h_ccr_get (SIM_CPU *current_cpu)
307
{
308
  return GET_H_CCR ();
309
}
310
 
311
/* Set a value for h-ccr.  */
312
 
313
void
314
fr30bf_h_ccr_set (SIM_CPU *current_cpu, UQI newval)
315
{
316
  SET_H_CCR (newval);
317
}
318
 
319
/* Get the value of h-scr.  */
320
 
321
UQI
322
fr30bf_h_scr_get (SIM_CPU *current_cpu)
323
{
324
  return GET_H_SCR ();
325
}
326
 
327
/* Set a value for h-scr.  */
328
 
329
void
330
fr30bf_h_scr_set (SIM_CPU *current_cpu, UQI newval)
331
{
332
  SET_H_SCR (newval);
333
}
334
 
335
/* Get the value of h-ilm.  */
336
 
337
UQI
338
fr30bf_h_ilm_get (SIM_CPU *current_cpu)
339
{
340
  return GET_H_ILM ();
341
}
342
 
343
/* Set a value for h-ilm.  */
344
 
345
void
346
fr30bf_h_ilm_set (SIM_CPU *current_cpu, UQI newval)
347
{
348
  SET_H_ILM (newval);
349
}
350
 
351
/* Record trace results for INSN.  */
352
 
353
void
354
fr30bf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,
355
                            int *indices, TRACE_RECORD *tr)
356
{
357
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.