| 1 |
754 |
lampret |
OpenRISC Test Application for XESS XSV800 board
|
| 2 |
|
|
===============================================
|
| 3 |
|
|
|
| 4 |
|
|
Introduction
|
| 5 |
|
|
++++++++++++
|
| 6 |
|
|
|
| 7 |
|
|
This is OpenRISC Test Application. It contains OpenRISC 1200 and a set of
|
| 8 |
|
|
OpenCores peripherals. The whole test application SoC (System-on-Chip) is
|
| 9 |
|
|
designed with the XSV board in mind. Peripherals include UART16550, VGA CRT
|
| 10 |
|
|
controller, Audio controller, debug interface, Ethernet 10/100 MAC, SRAM
|
| 11 |
|
|
and Flash controllers. CRT and Audio controller are optimized for XSV
|
| 12 |
|
|
board.
|
| 13 |
|
|
OR1200 is a 32-bit RISC with harvard architecture. For XSV800 board it is
|
| 14 |
|
|
configured with 4/4KB data/instruction caches, no D/I MMU (lack of
|
| 15 |
|
|
BlockRAMs), and with programmable interrupt controller (PIC), MAC unit,
|
| 16 |
|
|
tick timer unit and debug unit.
|
| 17 |
|
|
|
| 18 |
|
|
Software for this test application consists of:
|
| 19 |
|
|
- ORP (OpenRISC Reference Platform) monitor
|
| 20 |
|
|
- Linux (uClinux 2.0.36)
|
| 21 |
|
|
- OpenRISC GNU Toolchain (ANSI C compiler GCC, debugger etc)
|
| 22 |
|
|
|
| 23 |
|
|
Directory Structure
|
| 24 |
|
|
+++++++++++++++++++
|
| 25 |
|
|
|
| 26 |
|
|
bench: test bench (for simulation verification)
|
| 27 |
|
|
doc: Some of the documentation (more on the OpenCores web)
|
| 28 |
|
|
rtl: Verilog sources of the XSV FPGA
|
| 29 |
|
|
sim: For running simulation
|
| 30 |
|
|
sw: Software example (OR1K GNU toolchain is available from OpenCores web)
|
| 31 |
|
|
syn: Synthesis scripts/constraints for FPGA and ASIC
|
| 32 |
|
|
p&r: Download files for XSV800
|
| 33 |
|
|
|
| 34 |
|
|
Simulation
|
| 35 |
|
|
++++++++++
|
| 36 |
|
|
|
| 37 |
|
|
N/A yet.
|
| 38 |
|
|
|
| 39 |
|
|
Synthesis
|
| 40 |
|
|
+++++++++
|
| 41 |
|
|
|
| 42 |
|
|
N/A yet.
|
| 43 |
|
|
|
| 44 |
|
|
XSV800 Programming Procedure
|
| 45 |
|
|
++++++++++++++++++++++++++++
|
| 46 |
|
|
|
| 47 |
|
|
XSV800 board must be configured for 10MHz operation (see XSV documentation
|
| 48 |
|
|
how to set the clock divisor). If you want to use serial UART16550, or if
|
| 49 |
|
|
you want to use OR1K GDB debugger, you will also have to program the CPLD
|
| 50 |
|
|
with the cpld-tdm.svf file.
|
| 51 |
|
|
|
| 52 |
|
|
Make sure you set the divisor first. Download the .exo file. Then download
|
| 53 |
|
|
the .svf file. Turn the power off.
|
| 54 |
|
|
Connect XSV800 board via RS232 cable to your PC, start terminal software.
|
| 55 |
|
|
Set baud rate to 19200, data/parity/stop to 8/N/1. Now you can turn the
|
| 56 |
|
|
power back on and the FPGA will be configured from the flash and the RISC
|
| 57 |
|
|
will start booting.
|
| 58 |
|
|
|
| 59 |
|
|
What will boot depends what software is compiled and merged into the .exo
|
| 60 |
|
|
file. It can be the ORP (OpenRISC Reference Platform) monitor, or Linux,
|
| 61 |
|
|
or something else.
|
| 62 |
|
|
|
| 63 |
|
|
If you have problems downloading the files to the XSV board, please make sure
|
| 64 |
|
|
you first read the XSV manual and check the XESS website and XESS forum.
|
| 65 |
|
|
|
| 66 |
|
|
Want to help?
|
| 67 |
|
|
+++++++++++++
|
| 68 |
|
|
|
| 69 |
|
|
We need companies, universities and individuals to help us in HW and SW areas.
|
| 70 |
|
|
|
| 71 |
|
|
If you want to help, first go to http://www.opencores.org/cores/or1k-new/ and
|
| 72 |
|
|
check the status and TODOs. Also read the documentation.
|
| 73 |
|
|
|
| 74 |
|
|
Subscribe to the openrisc mailing list (and read OpenCores FAQ before you post):
|
| 75 |
|
|
- if you want more information
|
| 76 |
|
|
- if you want to help with the HW design (test application(s), verification of the
|
| 77 |
|
|
OR1200, optimization of OR1200, development of new units etc)
|
| 78 |
|
|
- if you want to develop software
|
| 79 |
|
|
|
| 80 |
|
|
If you want to help in some other area, please subscribe to main opencores
|
| 81 |
|
|
mailing list.
|
| 82 |
|
|
|
| 83 |
|
|
About OpenCores
|
| 84 |
|
|
===============
|
| 85 |
|
|
|
| 86 |
|
|
OpenCores is an organization that developes free, open source soft cores. If
|
| 87 |
|
|
you would like more information, please visit us at http://www.opencores.org.
|
| 88 |
|
|
|
| 89 |
|
|
We invite companies and individuals to help us in our mission. We need
|
| 90 |
|
|
experienced designers to verify and design new cores.
|
| 91 |
|
|
And we need companies and universities to use our existing verified cores in
|
| 92 |
|
|
projects (the whole purpose of OpenCores is to design free cores that someone
|
| 93 |
|
|
will use !).
|
| 94 |
|
|
|
| 95 |
|
|
--
|
| 96 |
|
|
Damjan Lampret, Mar/2002
|
| 97 |
|
|
$Log: not supported by cvs2svn $
|
| 98 |
|
|
|
