OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cpu/] [common/] [execute.h] - Blame information for rev 1768

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 cvs
/* execute.h -- Header file for architecture dependent execute.c
2
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
3
 
4
This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
This program is free software; you can redistribute it and/or modify
7
it under the terms of the GNU General Public License as published by
8
the Free Software Foundation; either version 2 of the License, or
9
(at your option) any later version.
10
 
11
This program is distributed in the hope that it will be useful,
12
but WITHOUT ANY WARRANTY; without even the implied warranty of
13
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
GNU General Public License for more details.
15
 
16
You should have received a copy of the GNU General Public License
17
along with this program; if not, write to the Free Software
18
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
19
 
20 50 lampret
#define CURINSN(INSN) (strcmp(cur->insn, (INSN)) == 0)
21
 
22 138 markom
/*extern machword eval_operand(char *srcoperand,int* breakpoint);
23
extern void set_operand(char *dstoperand, unsigned long value,int* breakpoint);*/
24 560 markom
void dumpreg();
25
inline void dump_exe_log();
26
inline int cpu_clock ();
27
void cpu_reset ();
28 1350 nogj
uorreg_t evalsim_reg(unsigned int regno);
29
void setsim_reg32(unsigned int regno, uorreg_t value);
30 2 cvs
 
31 1350 nogj
extern oraddr_t pcnext;
32 1308 phoenix
int depend_operands(struct iqueue_entry *prev, struct iqueue_entry *next);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.